started on the new amp desing

master
kerem 3 years ago
parent 77e0404018
commit 6a6c2e8a80

@ -0,0 +1,2 @@
(kicad_pcb (version 20211014) (generator pcbnew)
)

@ -0,0 +1,326 @@
{
"board": {
"design_settings": {
"defaults": {
"board_outline_line_width": 0.1,
"copper_line_width": 0.2,
"copper_text_size_h": 1.5,
"copper_text_size_v": 1.5,
"copper_text_thickness": 0.3,
"other_line_width": 0.15,
"silk_line_width": 0.15,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_thickness": 0.15
},
"diff_pair_dimensions": [],
"drc_exclusions": [],
"rules": {
"min_copper_edge_clearance": 0.0,
"solder_mask_clearance": 0.0,
"solder_mask_min_width": 0.0
},
"track_widths": [],
"via_dimensions": []
},
"layer_presets": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "ampc6_amplifier.kicad_pro",
"version": 1
},
"net_settings": {
"classes": [
{
"bus_width": 12.0,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
}
],
"meta": {
"version": 2
},
"net_colors": null
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
"specctra_dsn": "",
"step": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"drawing": {
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"ngspice": {
"fix_include_paths": true,
"fix_passive_vals": false,
"meta": {
"version": 0
},
"model_mode": 0,
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"06842712-2a91-403a-a009-1a0e70732b7f",
""
]
],
"text_variables": {}
}

@ -0,0 +1,105 @@
Version 4
SHEET 1 880 680
WIRE -160 -320 -160 -336
WIRE -448 -256 -448 -288
WIRE -160 -224 -160 -240
WIRE -64 -224 -160 -224
WIRE -160 -192 -160 -224
WIRE -64 -176 -64 -224
WIRE -448 -160 -448 -176
WIRE -160 -96 -160 -112
WIRE -448 0 -448 -16
WIRE 176 64 160 64
WIRE 288 64 256 64
WIRE 320 64 288 64
WIRE 432 64 400 64
WIRE 464 64 432 64
WIRE 592 64 544 64
WIRE -448 96 -448 80
WIRE 160 176 160 64
WIRE 160 176 0 176
WIRE 192 176 160 176
WIRE 432 176 432 64
WIRE 480 176 432 176
WIRE 288 192 288 64
WIRE 288 192 256 192
WIRE 592 192 592 64
WIRE 592 192 544 192
WIRE 80 208 -64 208
WIRE 192 208 80 208
WIRE 448 208 368 208
WIRE 480 208 448 208
WIRE 0 288 0 176
WIRE 80 288 80 208
WIRE 448 288 448 208
WIRE 0 400 0 368
WIRE 80 400 80 368
WIRE 448 400 448 368
WIRE 368 448 368 208
WIRE 368 448 -64 448
FLAG 0 400 0
FLAG 80 400 0
FLAG 448 400 0
FLAG -64 208 in-
FLAG -64 448 in+
FLAG 592 64 out
FLAG -64 -176 0
FLAG -160 -336 +15
FLAG -160 -96 -15
FLAG -448 -160 0
FLAG -448 96 0
FLAG -448 -288 Xlr+
FLAG -448 -16 Xlr-
FLAG 224 160 +15
FLAG 512 160 +15
FLAG 224 224 -15
FLAG 512 224 -15
SYMBOL OpAmps\\OP77 224 128 R0
SYMATTR InstName U1
SYMBOL OpAmps\\OP77 512 128 R0
SYMATTR InstName U2
SYMBOL res -16 272 R0
SYMATTR InstName R1
SYMATTR Value 10k
SYMBOL res 64 272 R0
SYMATTR InstName R2
SYMATTR Value 10k
SYMBOL res 432 272 R0
SYMATTR InstName R3
SYMATTR Value 10k
SYMBOL res 272 48 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value 10k
SYMBOL res 416 48 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R5
SYMATTR Value 10k
SYMBOL res 560 48 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R6
SYMATTR Value 10k
SYMBOL voltage -448 -272 R0
WINDOW 123 24 44 Left 2
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value SINE(0 2 1k)
SYMATTR Value2 AC 2
SYMBOL voltage -160 -336 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value 15v
SYMBOL voltage -160 -208 R0
SYMATTR InstName V4
SYMATTR Value 15v
SYMBOL voltage -448 -16 R0
WINDOW 123 24 124 Left 2
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value SINE(0 2 1k 500us)
SYMATTR Value2 AC 2
TEXT -482 510 Left 2 !.tran 0 0.1 0 0.001

@ -0,0 +1,93 @@
Circuit: * Z:\home\key\git\amplifier_6c\03_lm3886_amp\06_simulation\Active_balanced_reciever.asc
Direct Newton iteration failed to find .op point. (Use ".option noopiter" to skip.)
Starting Gmin stepping
Gmin = 10
Gmin = 1.07374
vernier = 0.5
vernier = 0.25
vernier = 0.125
vernier = 0.0625
Gmin = 1.1391
vernier = 0.03125
vernier = 0.015625
Gmin = 1.08718
vernier = 0.0208333
vernier = 0.0104167
Gmin = 1.06065
vernier = 0.00520833
vernier = 0.00694444
vernier = 0.00347222
Gmin = 1.05377
vernier = 0.00462963
vernier = 0.00231481
Gmin = 1.04649
vernier = 0.00308642
vernier = 0.00154321
Gmin = 1.04145
vernier = 0.00205761
vernier = 0.00274348
Gmin = 1.03633
vernier = 0.00137174
vernier = 0.00182899
vernier = 0.000914493
Gmin = 1.03479
vernier = 0.00121932
vernier = 0.00162576
Gmin = 1.03178
vernier = 0.000812882
vernier = 0.00108384
Gmin = 1.03003
vernier = 0.00144512
vernier = 0.000722562
vernier = 0.000963415
Gmin = 1.0283
vernier = 0.000481708
vernier = 0.000642277
Gmin = 1.02718
vernier = 0.000856369
vernier = 0.000428184
Gmin = 1.02614
vernier = 0.000570912
vernier = 0.000761216
vernier = 0.000570912
Gmin = 1.02497
vernier = 0.000761216
vernier = 0.000570912
Gmin = 1.0238
vernier = 0.000761216
vernier = 0.000570912
vernier = 0.000428184
Gmin = 1.0231
vernier = 0.000570912
vernier = 0.000428184
vernier = 0.000570912
vernier = 0.000428184
Gmin = 1.02245
vernier = 0.000570912
vernier = 0.000428184
Gmin = 1.02157
vernier = 0.000570911
vernier = 0.000428184
Gmin = 0
Gmin stepping failed
Starting source stepping with srcstepmethod=0
Source Step = 3.0303%
Source Step = 33.3333%
Source Step = 63.6364%
Source Step = 93.9394%
Source stepping succeeded in finding the operating point.
Heightened Def Con from 0.000254573 to 0.000254573
Heightened Def Con from 0.000254573 +to 0.000254573
Heightened Def Con from 0.000254573 +to 0.000254573
Heightened Def Con from 0.000254573 to 0.000254573
Heightened Def Con from 0.000254573 to 0.000254573
Heightened Def Con from 0.000254573 +to 0.000254573
Heightened Def Con from 0.000254573 +to 0.000254573
Heightened Def Con from 0.000254573 to 0.000254573
Heightened Def Con from 0.000254573 to 0.000254573
Heightened Def Con from 0.000254573 to 0.000254573
Heightened Def Con from 0.000254573 ++++++++++++++++++++++++++++++++++++++++++++++++++Fatal Error: Analysis: Time step too small; time = 0.000254573, timestep = 1.25e-019: trouble with u2:dx-instance d:u2:9
Loading…
Cancel
Save