diff --git a/bsl/cmakeLowLayer/CMakeLists.txt b/bsl/CMakeLists.txt similarity index 74% rename from bsl/cmakeLowLayer/CMakeLists.txt rename to bsl/CMakeLists.txt index 6172fb7..68861d8 100644 --- a/bsl/cmakeLowLayer/CMakeLists.txt +++ b/bsl/CMakeLists.txt @@ -15,16 +15,17 @@ set(CMAKE_EXE_LINKER_FLAGS "--specs=nosys.specs") #PROJECT & LIBRARIES : defined by user and important that it comes after the VARIABLES otherwise the Set varibale will not be used. #################################################################################################### project(refOvenTest ASM C CXX) # do this intead sf declaring languages in the beginning it will prevent loop errors. - +set(CPP_ENTRY_HEADER ${CMAKE_SOURCE_DIR}/nucleo_f042k6) set(CMAKE_CXX_STANDARD 17) set(CMAKE_SYSTEM_NAME Generic) set(CMAKE_SYSTEM_PROCESSOR arm) set(CMAKE_CROSSCOMPILING TRUE) set(CMAKE_VERBOSE_MAKEFILE off)#Shoul make print everythign ?? +set(CSL_DIR csl/stm32f042) #################################################################################################### #VARIABLES : defined by user #################################################################################################### -set(LINKER startup/STM32F042K6Tx_FLASH.ld) +set(LINKER ${CSL_DIR}/startup/STM32F042K6Tx_FLASH.ld) set(CPU_MCU "-mcpu=cortex-m0") set(C_FUNC c_functions) set(CPP_FUNC cpp_functions) @@ -33,11 +34,6 @@ set(EXECUTABLE ${PROJECT_NAME}.out) #################################################################################################### #SOURCES #################################################################################################### -set (C_INCLUDES - Inc - Drivers/STM32F0xx_HAL_Driver/Inc - Drivers/CMSIS/Device/ST/STM32F0xx/Include - Drivers/CMSIS/Include) # For flags please check https://manned.org/arm-none-eabi-gcc/34fd6095 set(C_FLAGS @@ -64,7 +60,7 @@ set(C_DEFS -DDATA_CACHE_ENABLE=0) set (CPP_SOURCES cppSrc/transfer.cpp) -set (CPP_INCLUDES cppSrc)#${C_INCLUDES} ) +set (CPP_INCLUDES nucleo_f042k6)#${C_INCLUDES} ) set (CPP_FLAGS ${C_FLAGS}) set (CPP_DEFS ${C_DEFS}) @@ -78,39 +74,20 @@ set(LINKER_FLAGS #################################################################################################### #SUBDIRECTORIES #################################################################################################### -add_subdirectory(Drivers) -add_subdirectory(startup) -add_subdirectory(Src) - -#################################################################################################### -#LIBRARIES -#################################################################################################### - -add_library(${CPP_FUNC} ${CPP_SOURCES}) -target_compile_options(${CPP_FUNC} PRIVATE ${CPP_FLAGS}) -target_compile_definitions(${CPP_FUNC} PRIVATE ${CPP_DEFS}) -target_include_directories(${CPP_FUNC} PUBLIC ${CPP_INCLUDES}) - -#Please note that this configuration can define in which order the libraries will be compiled an linked -#with eachother. - -#################################################################################################### -#LINKING LIBRARIES -#################################################################################################### -target_link_libraries(${CPP_FUNC} sub::cSources) +add_subdirectory(csl) #################################################################################################### #EXECUTABLE #################################################################################################### -add_executable(${EXECUTABLE} Src/main.c) -target_compile_options(${EXECUTABLE} PRIVATE ${C_FLAGS}) -target_compile_definitions(${EXECUTABLE} PRIVATE ${C_DEFS}) -target_include_directories(${EXECUTABLE} PUBLIC ${C_INCLUDES}) +add_executable(${EXECUTABLE} nucleo_f042k6/bls_nucleo_f042k6.cpp) +target_compile_options(${EXECUTABLE} PRIVATE ${CPP_FLAGS}) +target_compile_definitions(${EXECUTABLE} PRIVATE ${CPP_DEFS}) +target_include_directories(${EXECUTABLE} PUBLIC ${CPP_INCLUDES}) #################################################################################################### #LINKING EXECUTEABLE #################################################################################################### -target_link_libraries(${EXECUTABLE} sub::startup sub::cSources ${CPP_FUNC})#${C_FUNC} ${CPP_FUNC}) +target_link_libraries(${EXECUTABLE} sub::startup sub::cSources)#${C_FUNC} ${CPP_FUNC}) target_link_options(${EXECUTABLE} PRIVATE ${CPU_MCU} -mthumb @@ -136,8 +113,8 @@ add_custom_command(TARGET ${EXECUTABLE} #CUSTOM Comments from dev. #################################################################################################### # Link For hheader dependency : https://stackoverflow.com/questions/11216408/cmake-dependencies-headers-between-apps-libraries-in-same-project -#This is one possible trick to handle the assenbly compiling. -#We can't use arm-non-eabi-as because it can onaly hande macros. -#So this bizzare Variable makes shure that whne the asembly compiling is called the -x assembler-with-cpp flag is passed -#target_compile_options(${EXECUTABLE} PRIVATE +# This is one possible trick to handle the assenbly compiling. +# We can't use arm-non-eabi-as because it can onaly hande macros. +# So this bizzare Variable makes shure that whne the asembly compiling is called the -x assembler-with-cpp flag is passed +# target_compile_options(${EXECUTABLE} PRIVATE # $<$:-x assembler-with-cpp ${ASM_FLAGS}>) diff --git a/bsl/csl/stm32f042/build/CMakeCache.txt b/bsl/build/CMakeCache.txt similarity index 94% rename from bsl/csl/stm32f042/build/CMakeCache.txt rename to bsl/build/CMakeCache.txt index 6ec5884..4754cf0 100644 --- a/bsl/csl/stm32f042/build/CMakeCache.txt +++ b/bsl/build/CMakeCache.txt @@ -1,5 +1,5 @@ # This is the CMakeCache file. -# For build in directory: /home/key/github/KED/bsl/csl/stm32f042/build +# For build in directory: /home/key/github/KED/bsl/build # It was generated by CMake: /usr/bin/cmake # You can edit this file to change values found and used by cmake. # If you do not want to change any of the values, simply exit the editor. @@ -215,7 +215,7 @@ CMAKE_STRIP:FILEPATH=/usr/bin/arm-none-eabi-strip CMAKE_VERBOSE_MAKEFILE:BOOL=FALSE //Value Computed by CMake -CSources_BINARY_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042/build/Src +CSources_BINARY_DIR:STATIC=/home/key/github/KED/bsl/build/csl/stm32f042/Src //Dependencies for the target CSources_LIB_DEPENDS:STATIC=general;sub::drivers; @@ -224,22 +224,34 @@ CSources_LIB_DEPENDS:STATIC=general;sub::drivers; CSources_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042/Src //Value Computed by CMake -Drivers_BINARY_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042/build/Drivers +Csl_Stm32f0xx_BINARY_DIR:STATIC=/home/key/github/KED/bsl/build/csl/stm32f042 + +//Value Computed by CMake +Csl_Stm32f0xx_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042 + +//Value Computed by CMake +Csl_Stm_BINARY_DIR:STATIC=/home/key/github/KED/bsl/build/csl + +//Value Computed by CMake +Csl_Stm_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/csl + +//Value Computed by CMake +Drivers_BINARY_DIR:STATIC=/home/key/github/KED/bsl/build/csl/stm32f042/Drivers //Value Computed by CMake Drivers_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042/Drivers //Value Computed by CMake -Startup_BINARY_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042/build/startup +Startup_BINARY_DIR:STATIC=/home/key/github/KED/bsl/build/csl/stm32f042/startup //Value Computed by CMake Startup_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042/startup //Value Computed by CMake -refOvenTest_BINARY_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042/build +refOvenTest_BINARY_DIR:STATIC=/home/key/github/KED/bsl/build //Value Computed by CMake -refOvenTest_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/csl/stm32f042 +refOvenTest_SOURCE_DIR:STATIC=/home/key/github/KED/bsl ######################## @@ -264,7 +276,7 @@ CMAKE_ASM_FLAGS_RELEASE-ADVANCED:INTERNAL=1 //ADVANCED property for variable: CMAKE_ASM_FLAGS_RELWITHDEBINFO CMAKE_ASM_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 //This is the directory where this CMakeCache.txt was created -CMAKE_CACHEFILE_DIR:INTERNAL=/home/key/github/KED/bsl/csl/stm32f042/build +CMAKE_CACHEFILE_DIR:INTERNAL=/home/key/github/KED/bsl/build //Major version of cmake used to create the current loaded cache CMAKE_CACHE_MAJOR_VERSION:INTERNAL=3 //Minor version of cmake used to create the current loaded cache @@ -333,7 +345,7 @@ CMAKE_GENERATOR_PLATFORM:INTERNAL= CMAKE_GENERATOR_TOOLSET:INTERNAL= //Source directory with the top level CMakeLists.txt file for this // project -CMAKE_HOME_DIRECTORY:INTERNAL=/home/key/github/KED/bsl/csl/stm32f042 +CMAKE_HOME_DIRECTORY:INTERNAL=/home/key/github/KED/bsl //Install .so files without execute permission. CMAKE_INSTALL_SO_NO_EXE:INTERNAL=1 //ADVANCED property for variable: CMAKE_LINKER @@ -353,7 +365,7 @@ CMAKE_MODULE_LINKER_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 //ADVANCED property for variable: CMAKE_NM CMAKE_NM-ADVANCED:INTERNAL=1 //number of local generators -CMAKE_NUMBER_OF_MAKEFILES:INTERNAL=4 +CMAKE_NUMBER_OF_MAKEFILES:INTERNAL=6 //ADVANCED property for variable: CMAKE_OBJDUMP CMAKE_OBJDUMP-ADVANCED:INTERNAL=1 //Platform information initialized diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeASMCompiler.cmake b/bsl/build/CMakeFiles/3.13.4/CMakeASMCompiler.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeASMCompiler.cmake rename to bsl/build/CMakeFiles/3.13.4/CMakeASMCompiler.cmake diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeCCompiler.cmake b/bsl/build/CMakeFiles/3.13.4/CMakeCCompiler.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeCCompiler.cmake rename to bsl/build/CMakeFiles/3.13.4/CMakeCCompiler.cmake diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeCXXCompiler.cmake b/bsl/build/CMakeFiles/3.13.4/CMakeCXXCompiler.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeCXXCompiler.cmake rename to bsl/build/CMakeFiles/3.13.4/CMakeCXXCompiler.cmake diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_C.bin b/bsl/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_C.bin similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_C.bin rename to bsl/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_C.bin diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_CXX.bin b/bsl/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_CXX.bin similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_CXX.bin rename to bsl/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_CXX.bin diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeSystem.cmake b/bsl/build/CMakeFiles/3.13.4/CMakeSystem.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CMakeSystem.cmake rename to bsl/build/CMakeFiles/3.13.4/CMakeSystem.cmake diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.c b/bsl/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.c similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.c rename to bsl/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.c diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.cpp b/bsl/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.cpp similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.cpp rename to bsl/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.cpp diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/build/CMakeFiles/CMakeDirectoryInformation.cmake similarity index 75% rename from bsl/cmakeLowLayer/build/CMakeFiles/CMakeDirectoryInformation.cmake rename to bsl/build/CMakeFiles/CMakeDirectoryInformation.cmake index 77686e2..582a89a 100644 --- a/bsl/cmakeLowLayer/build/CMakeFiles/CMakeDirectoryInformation.cmake +++ b/bsl/build/CMakeFiles/CMakeDirectoryInformation.cmake @@ -2,8 +2,8 @@ # Generated by "Unix Makefiles" Generator, CMake Version 3.13 # Relative path conversion top directories. -set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl/cmakeLowLayer") -set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/cmakeLowLayer/build") +set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl") +set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/build") # Force unix paths in dependencies. set(CMAKE_FORCE_UNIX_PATHS 1) diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/CMakeError.log b/bsl/build/CMakeFiles/CMakeError.log similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/CMakeError.log rename to bsl/build/CMakeFiles/CMakeError.log diff --git a/bsl/csl/stm32f042/build/CMakeFiles/CMakeOutput.log b/bsl/build/CMakeFiles/CMakeOutput.log similarity index 75% rename from bsl/csl/stm32f042/build/CMakeFiles/CMakeOutput.log rename to bsl/build/CMakeFiles/CMakeOutput.log index 60d83e8..e8ccc4f 100644 --- a/bsl/csl/stm32f042/build/CMakeFiles/CMakeOutput.log +++ b/bsl/build/CMakeFiles/CMakeOutput.log @@ -16,7 +16,7 @@ The output was: Compilation of the C compiler identification source "CMakeCCompilerId.c" produced "CMakeCCompilerId.o" -The C compiler identification is GNU, found in "/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.o" +The C compiler identification is GNU, found in "/home/key/github/KED/bsl/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.o" Compiling the CXX compiler identification source file "CMakeCXXCompilerId.cpp" succeeded. Compiler: /usr/bin/arm-none-eabi-g++ @@ -29,33 +29,33 @@ The output was: Compilation of the CXX compiler identification source "CMakeCXXCompilerId.cpp" produced "CMakeCXXCompilerId.o" -The CXX compiler identification is GNU, found in "/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.o" +The CXX compiler identification is GNU, found in "/home/key/github/KED/bsl/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.o" Determining if the C compiler works passed with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp -Run Build Command:"/usr/bin/make" "cmTC_e18b8/fast" -/usr/bin/make -f CMakeFiles/cmTC_e18b8.dir/build.make CMakeFiles/cmTC_e18b8.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_e18b8.dir/testCCompiler.c.o -/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_e18b8.dir/testCCompiler.c.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp/testCCompiler.c -Linking C executable cmTC_e18b8 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_e18b8.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_e18b8.dir/testCCompiler.c.o -o cmTC_e18b8 -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Run Build Command:"/usr/bin/make" "cmTC_7d686/fast" +/usr/bin/make -f CMakeFiles/cmTC_7d686.dir/build.make CMakeFiles/cmTC_7d686.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building C object CMakeFiles/cmTC_7d686.dir/testCCompiler.c.o +/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_7d686.dir/testCCompiler.c.o -c /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp/testCCompiler.c +Linking C executable cmTC_7d686 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_7d686.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_7d686.dir/testCCompiler.c.o -o cmTC_7d686 +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Detecting C compiler ABI info compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_5dc60/fast" -/usr/bin/make -f CMakeFiles/cmTC_5dc60.dir/build.make CMakeFiles/cmTC_5dc60.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o -/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o -c /usr/share/cmake-3.13/Modules/CMakeCCompilerABI.c -Linking C executable cmTC_5dc60 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_5dc60.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs -v CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o -o cmTC_5dc60 +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp + +Run Build Command:"/usr/bin/make" "cmTC_d21f9/fast" +/usr/bin/make -f CMakeFiles/cmTC_d21f9.dir/build.make CMakeFiles/cmTC_d21f9.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building C object CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o +/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o -c /usr/share/cmake-3.13/Modules/CMakeCCompilerABI.c +Linking C executable cmTC_d21f9 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_d21f9.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-gcc --specs=nosys.specs -v CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o -o cmTC_d21f9 Using built-in specs. Reading specs from /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/nosys.specs rename spec link_gcc_c_sequence to nosys_link_gcc_c_sequence @@ -67,24 +67,24 @@ Thread model: single gcc version 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (15:7-2018-q2-6) COMPILER_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/ LIBRARY_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/ -COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_5dc60' - /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/ccGQgJ1i.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_5dc60 /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o -COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_5dc60' -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_d21f9' + /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/cc9leys6.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_d21f9 /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o +COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_d21f9' +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Parsed C implicit link information from above output: link line regex: [^( *|.*[/\])(arm-none-eabi-ld|CMAKE_LINK_STARTFILE-NOTFOUND|([^/\]+-)?ld|collect2)[^/\]*( |$)] - ignore line: [Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp] + ignore line: [Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp] ignore line: [] - ignore line: [Run Build Command:"/usr/bin/make" "cmTC_5dc60/fast"] - ignore line: [/usr/bin/make -f CMakeFiles/cmTC_5dc60.dir/build.make CMakeFiles/cmTC_5dc60.dir/build] - ignore line: [make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp'] - ignore line: [Building C object CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o] - ignore line: [/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o -c /usr/share/cmake-3.13/Modules/CMakeCCompilerABI.c] - ignore line: [Linking C executable cmTC_5dc60] - ignore line: [/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_5dc60.dir/link.txt --verbose=1] - ignore line: [/usr/bin/arm-none-eabi-gcc --specs=nosys.specs -v CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o -o cmTC_5dc60 ] + ignore line: [Run Build Command:"/usr/bin/make" "cmTC_d21f9/fast"] + ignore line: [/usr/bin/make -f CMakeFiles/cmTC_d21f9.dir/build.make CMakeFiles/cmTC_d21f9.dir/build] + ignore line: [make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp'] + ignore line: [Building C object CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o] + ignore line: [/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o -c /usr/share/cmake-3.13/Modules/CMakeCCompilerABI.c] + ignore line: [Linking C executable cmTC_d21f9] + ignore line: [/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_d21f9.dir/link.txt --verbose=1] + ignore line: [/usr/bin/arm-none-eabi-gcc --specs=nosys.specs -v CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o -o cmTC_d21f9 ] ignore line: [Using built-in specs.] ignore line: [Reading specs from /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/nosys.specs] ignore line: [rename spec link_gcc_c_sequence to nosys_link_gcc_c_sequence] @@ -96,13 +96,13 @@ Parsed C implicit link information from above output: ignore line: [gcc version 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (15:7-2018-q2-6) ] ignore line: [COMPILER_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/] ignore line: [LIBRARY_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/] - ignore line: [COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_5dc60'] - link line: [ /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/ccGQgJ1i.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_5dc60 /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o] + ignore line: [COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_d21f9'] + link line: [ /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/cc9leys6.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_d21f9 /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o] arg [/usr/lib/gcc/arm-none-eabi/7.3.1/collect2] ==> ignore arg [-plugin] ==> ignore arg [/usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so] ==> ignore arg [-plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper] ==> ignore - arg [-plugin-opt=-fresolution=/tmp/ccGQgJ1i.res] ==> ignore + arg [-plugin-opt=-fresolution=/tmp/cc9leys6.res] ==> ignore arg [-plugin-opt=-pass-through=-lgcc] ==> ignore arg [-plugin-opt=-pass-through=-lc] ==> ignore arg [-plugin-opt=-pass-through=-lgcc] ==> ignore @@ -110,13 +110,13 @@ Parsed C implicit link information from above output: arg [-plugin-opt=-pass-through=-lnosys] ==> ignore arg [-X] ==> ignore arg [-o] ==> ignore - arg [cmTC_5dc60] ==> ignore + arg [cmTC_d21f9] ==> ignore arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crti.o] ==> ignore arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o] ==> ignore arg [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o] ==> ignore arg [-L/usr/lib/gcc/arm-none-eabi/7.3.1] ==> dir [/usr/lib/gcc/arm-none-eabi/7.3.1] arg [-L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] ==> dir [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] - arg [CMakeFiles/cmTC_5dc60.dir/CMakeCCompilerABI.c.o] ==> ignore + arg [CMakeFiles/cmTC_d21f9.dir/CMakeCCompilerABI.c.o] ==> ignore arg [--start-group] ==> ignore arg [-lgcc] ==> lib [gcc] arg [-lc] ==> lib [c] @@ -138,17 +138,17 @@ Parsed C implicit link information from above output: Detecting C [-std=c11] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp -Run Build Command:"/usr/bin/make" "cmTC_8aec9/fast" -/usr/bin/make -f CMakeFiles/cmTC_8aec9.dir/build.make CMakeFiles/cmTC_8aec9.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_8aec9.dir/feature_tests.c.o -/usr/bin/arm-none-eabi-gcc -std=c11 -o CMakeFiles/cmTC_8aec9.dir/feature_tests.c.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.c -Linking C executable cmTC_8aec9 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_8aec9.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_8aec9.dir/feature_tests.c.o -o cmTC_8aec9 -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Run Build Command:"/usr/bin/make" "cmTC_e7393/fast" +/usr/bin/make -f CMakeFiles/cmTC_e7393.dir/build.make CMakeFiles/cmTC_e7393.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building C object CMakeFiles/cmTC_e7393.dir/feature_tests.c.o +/usr/bin/arm-none-eabi-gcc -std=c11 -o CMakeFiles/cmTC_e7393.dir/feature_tests.c.o -c /home/key/github/KED/bsl/build/CMakeFiles/feature_tests.c +Linking C executable cmTC_e7393 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_e7393.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_e7393.dir/feature_tests.c.o -o cmTC_e7393 +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Feature record: C_FEATURE:1c_function_prototypes @@ -158,17 +158,17 @@ make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFi Detecting C [-std=c99] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp -Run Build Command:"/usr/bin/make" "cmTC_f0416/fast" -/usr/bin/make -f CMakeFiles/cmTC_f0416.dir/build.make CMakeFiles/cmTC_f0416.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_f0416.dir/feature_tests.c.o -/usr/bin/arm-none-eabi-gcc -std=c99 -o CMakeFiles/cmTC_f0416.dir/feature_tests.c.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.c -Linking C executable cmTC_f0416 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_f0416.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_f0416.dir/feature_tests.c.o -o cmTC_f0416 -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Run Build Command:"/usr/bin/make" "cmTC_8e31e/fast" +/usr/bin/make -f CMakeFiles/cmTC_8e31e.dir/build.make CMakeFiles/cmTC_8e31e.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building C object CMakeFiles/cmTC_8e31e.dir/feature_tests.c.o +/usr/bin/arm-none-eabi-gcc -std=c99 -o CMakeFiles/cmTC_8e31e.dir/feature_tests.c.o -c /home/key/github/KED/bsl/build/CMakeFiles/feature_tests.c +Linking C executable cmTC_8e31e +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_8e31e.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_8e31e.dir/feature_tests.c.o -o cmTC_8e31e +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Feature record: C_FEATURE:1c_function_prototypes @@ -178,17 +178,17 @@ make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFi Detecting C [-std=c90] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp -Run Build Command:"/usr/bin/make" "cmTC_a0c0f/fast" -/usr/bin/make -f CMakeFiles/cmTC_a0c0f.dir/build.make CMakeFiles/cmTC_a0c0f.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_a0c0f.dir/feature_tests.c.o -/usr/bin/arm-none-eabi-gcc -std=c90 -o CMakeFiles/cmTC_a0c0f.dir/feature_tests.c.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.c -Linking C executable cmTC_a0c0f -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_a0c0f.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_a0c0f.dir/feature_tests.c.o -o cmTC_a0c0f -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Run Build Command:"/usr/bin/make" "cmTC_a31e3/fast" +/usr/bin/make -f CMakeFiles/cmTC_a31e3.dir/build.make CMakeFiles/cmTC_a31e3.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building C object CMakeFiles/cmTC_a31e3.dir/feature_tests.c.o +/usr/bin/arm-none-eabi-gcc -std=c90 -o CMakeFiles/cmTC_a31e3.dir/feature_tests.c.o -c /home/key/github/KED/bsl/build/CMakeFiles/feature_tests.c +Linking C executable cmTC_a31e3 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_a31e3.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_a31e3.dir/feature_tests.c.o -o cmTC_a31e3 +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Feature record: C_FEATURE:1c_function_prototypes @@ -196,30 +196,30 @@ make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFi Feature record: C_FEATURE:0c_static_assert Feature record: C_FEATURE:0c_variadic_macros Determining if the CXX compiler works passed with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp -Run Build Command:"/usr/bin/make" "cmTC_b7a22/fast" -/usr/bin/make -f CMakeFiles/cmTC_b7a22.dir/build.make CMakeFiles/cmTC_b7a22.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_b7a22.dir/testCXXCompiler.cxx.o -/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_b7a22.dir/testCXXCompiler.cxx.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp/testCXXCompiler.cxx -Linking CXX executable cmTC_b7a22 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_b7a22.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_b7a22.dir/testCXXCompiler.cxx.o -o cmTC_b7a22 -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Run Build Command:"/usr/bin/make" "cmTC_08264/fast" +/usr/bin/make -f CMakeFiles/cmTC_08264.dir/build.make CMakeFiles/cmTC_08264.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building CXX object CMakeFiles/cmTC_08264.dir/testCXXCompiler.cxx.o +/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_08264.dir/testCXXCompiler.cxx.o -c /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp/testCXXCompiler.cxx +Linking CXX executable cmTC_08264 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_08264.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_08264.dir/testCXXCompiler.cxx.o -o cmTC_08264 +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Detecting CXX compiler ABI info compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_c85b7/fast" -/usr/bin/make -f CMakeFiles/cmTC_c85b7.dir/build.make CMakeFiles/cmTC_c85b7.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o -/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o -c /usr/share/cmake-3.13/Modules/CMakeCXXCompilerABI.cpp -Linking CXX executable cmTC_c85b7 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_c85b7.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -v CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o -o cmTC_c85b7 +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp + +Run Build Command:"/usr/bin/make" "cmTC_90d43/fast" +/usr/bin/make -f CMakeFiles/cmTC_90d43.dir/build.make CMakeFiles/cmTC_90d43.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building CXX object CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o +/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o -c /usr/share/cmake-3.13/Modules/CMakeCXXCompilerABI.cpp +Linking CXX executable cmTC_90d43 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_90d43.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -v CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o -o cmTC_90d43 Using built-in specs. Reading specs from /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/nosys.specs rename spec link_gcc_c_sequence to nosys_link_gcc_c_sequence @@ -231,24 +231,24 @@ Thread model: single gcc version 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (15:7-2018-q2-6) COMPILER_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/ LIBRARY_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/ -COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_c85b7' - /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/cc6lRxDQ.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_c85b7 /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o -lstdc++ -lm --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o -COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_c85b7' -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_90d43' + /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/cce2KC3G.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_90d43 /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o -lstdc++ -lm --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o +COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_90d43' +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Parsed CXX implicit link information from above output: link line regex: [^( *|.*[/\])(arm-none-eabi-ld|CMAKE_LINK_STARTFILE-NOTFOUND|([^/\]+-)?ld|collect2)[^/\]*( |$)] - ignore line: [Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp] + ignore line: [Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp] ignore line: [] - ignore line: [Run Build Command:"/usr/bin/make" "cmTC_c85b7/fast"] - ignore line: [/usr/bin/make -f CMakeFiles/cmTC_c85b7.dir/build.make CMakeFiles/cmTC_c85b7.dir/build] - ignore line: [make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp'] - ignore line: [Building CXX object CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o] - ignore line: [/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o -c /usr/share/cmake-3.13/Modules/CMakeCXXCompilerABI.cpp] - ignore line: [Linking CXX executable cmTC_c85b7] - ignore line: [/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_c85b7.dir/link.txt --verbose=1] - ignore line: [/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -v CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o -o cmTC_c85b7 ] + ignore line: [Run Build Command:"/usr/bin/make" "cmTC_90d43/fast"] + ignore line: [/usr/bin/make -f CMakeFiles/cmTC_90d43.dir/build.make CMakeFiles/cmTC_90d43.dir/build] + ignore line: [make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp'] + ignore line: [Building CXX object CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o] + ignore line: [/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o -c /usr/share/cmake-3.13/Modules/CMakeCXXCompilerABI.cpp] + ignore line: [Linking CXX executable cmTC_90d43] + ignore line: [/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_90d43.dir/link.txt --verbose=1] + ignore line: [/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -v CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o -o cmTC_90d43 ] ignore line: [Using built-in specs.] ignore line: [Reading specs from /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/nosys.specs] ignore line: [rename spec link_gcc_c_sequence to nosys_link_gcc_c_sequence] @@ -260,13 +260,13 @@ Parsed CXX implicit link information from above output: ignore line: [gcc version 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (15:7-2018-q2-6) ] ignore line: [COMPILER_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/] ignore line: [LIBRARY_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/] - ignore line: [COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_c85b7'] - link line: [ /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/cc6lRxDQ.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_c85b7 /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o -lstdc++ -lm --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o] + ignore line: [COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_90d43'] + link line: [ /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/cce2KC3G.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_90d43 /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o -lstdc++ -lm --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o] arg [/usr/lib/gcc/arm-none-eabi/7.3.1/collect2] ==> ignore arg [-plugin] ==> ignore arg [/usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so] ==> ignore arg [-plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper] ==> ignore - arg [-plugin-opt=-fresolution=/tmp/cc6lRxDQ.res] ==> ignore + arg [-plugin-opt=-fresolution=/tmp/cce2KC3G.res] ==> ignore arg [-plugin-opt=-pass-through=-lgcc] ==> ignore arg [-plugin-opt=-pass-through=-lc] ==> ignore arg [-plugin-opt=-pass-through=-lgcc] ==> ignore @@ -274,13 +274,13 @@ Parsed CXX implicit link information from above output: arg [-plugin-opt=-pass-through=-lnosys] ==> ignore arg [-X] ==> ignore arg [-o] ==> ignore - arg [cmTC_c85b7] ==> ignore + arg [cmTC_90d43] ==> ignore arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crti.o] ==> ignore arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o] ==> ignore arg [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o] ==> ignore arg [-L/usr/lib/gcc/arm-none-eabi/7.3.1] ==> dir [/usr/lib/gcc/arm-none-eabi/7.3.1] arg [-L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] ==> dir [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] - arg [CMakeFiles/cmTC_c85b7.dir/CMakeCXXCompilerABI.cpp.o] ==> ignore + arg [CMakeFiles/cmTC_90d43.dir/CMakeCXXCompilerABI.cpp.o] ==> ignore arg [-lstdc++] ==> lib [stdc++] arg [-lm] ==> lib [m] arg [--start-group] ==> ignore @@ -304,17 +304,17 @@ Parsed CXX implicit link information from above output: Detecting CXX [-std=c++1z] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp -Run Build Command:"/usr/bin/make" "cmTC_d6131/fast" -/usr/bin/make -f CMakeFiles/cmTC_d6131.dir/build.make CMakeFiles/cmTC_d6131.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_d6131.dir/feature_tests.cxx.o -/usr/bin/arm-none-eabi-g++ -std=c++1z -o CMakeFiles/cmTC_d6131.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.cxx -Linking CXX executable cmTC_d6131 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_d6131.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_d6131.dir/feature_tests.cxx.o -o cmTC_d6131 -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Run Build Command:"/usr/bin/make" "cmTC_4b163/fast" +/usr/bin/make -f CMakeFiles/cmTC_4b163.dir/build.make CMakeFiles/cmTC_4b163.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building CXX object CMakeFiles/cmTC_4b163.dir/feature_tests.cxx.o +/usr/bin/arm-none-eabi-g++ -std=c++1z -o CMakeFiles/cmTC_4b163.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/build/CMakeFiles/feature_tests.cxx +Linking CXX executable cmTC_4b163 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_4b163.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_4b163.dir/feature_tests.cxx.o -o cmTC_4b163 +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Feature record: CXX_FEATURE:1cxx_aggregate_default_initializers @@ -377,17 +377,17 @@ make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFi Detecting CXX [-std=c++14] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp -Run Build Command:"/usr/bin/make" "cmTC_30022/fast" -/usr/bin/make -f CMakeFiles/cmTC_30022.dir/build.make CMakeFiles/cmTC_30022.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_30022.dir/feature_tests.cxx.o -/usr/bin/arm-none-eabi-g++ -std=c++14 -o CMakeFiles/cmTC_30022.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.cxx -Linking CXX executable cmTC_30022 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_30022.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_30022.dir/feature_tests.cxx.o -o cmTC_30022 -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Run Build Command:"/usr/bin/make" "cmTC_fac64/fast" +/usr/bin/make -f CMakeFiles/cmTC_fac64.dir/build.make CMakeFiles/cmTC_fac64.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building CXX object CMakeFiles/cmTC_fac64.dir/feature_tests.cxx.o +/usr/bin/arm-none-eabi-g++ -std=c++14 -o CMakeFiles/cmTC_fac64.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/build/CMakeFiles/feature_tests.cxx +Linking CXX executable cmTC_fac64 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_fac64.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_fac64.dir/feature_tests.cxx.o -o cmTC_fac64 +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Feature record: CXX_FEATURE:1cxx_aggregate_default_initializers @@ -450,17 +450,17 @@ make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFi Detecting CXX [-std=c++11] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp -Run Build Command:"/usr/bin/make" "cmTC_7b64d/fast" -/usr/bin/make -f CMakeFiles/cmTC_7b64d.dir/build.make CMakeFiles/cmTC_7b64d.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_7b64d.dir/feature_tests.cxx.o -/usr/bin/arm-none-eabi-g++ -std=c++11 -o CMakeFiles/cmTC_7b64d.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.cxx -Linking CXX executable cmTC_7b64d -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_7b64d.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_7b64d.dir/feature_tests.cxx.o -o cmTC_7b64d -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Run Build Command:"/usr/bin/make" "cmTC_481ab/fast" +/usr/bin/make -f CMakeFiles/cmTC_481ab.dir/build.make CMakeFiles/cmTC_481ab.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building CXX object CMakeFiles/cmTC_481ab.dir/feature_tests.cxx.o +/usr/bin/arm-none-eabi-g++ -std=c++11 -o CMakeFiles/cmTC_481ab.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/build/CMakeFiles/feature_tests.cxx +Linking CXX executable cmTC_481ab +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_481ab.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_481ab.dir/feature_tests.cxx.o -o cmTC_481ab +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Feature record: CXX_FEATURE:0cxx_aggregate_default_initializers @@ -523,17 +523,17 @@ make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFi Detecting CXX [-std=c++98] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_54b40/fast" -/usr/bin/make -f CMakeFiles/cmTC_54b40.dir/build.make CMakeFiles/cmTC_54b40.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_54b40.dir/feature_tests.cxx.o -/usr/bin/arm-none-eabi-g++ -std=c++98 -o CMakeFiles/cmTC_54b40.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.cxx -Linking CXX executable cmTC_54b40 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_54b40.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_54b40.dir/feature_tests.cxx.o -o cmTC_54b40 -make[1]: Leaving directory '/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/CMakeTmp' +Change Dir: /home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp + +Run Build Command:"/usr/bin/make" "cmTC_61008/fast" +/usr/bin/make -f CMakeFiles/cmTC_61008.dir/build.make CMakeFiles/cmTC_61008.dir/build +make[1]: Entering directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' +Building CXX object CMakeFiles/cmTC_61008.dir/feature_tests.cxx.o +/usr/bin/arm-none-eabi-g++ -std=c++98 -o CMakeFiles/cmTC_61008.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/build/CMakeFiles/feature_tests.cxx +Linking CXX executable cmTC_61008 +/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_61008.dir/link.txt --verbose=1 +/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_61008.dir/feature_tests.cxx.o -o cmTC_61008 +make[1]: Leaving directory '/home/key/github/KED/bsl/build/CMakeFiles/CMakeTmp' Feature record: CXX_FEATURE:0cxx_aggregate_default_initializers diff --git a/bsl/csl/stm32f042/build/CMakeFiles/Makefile.cmake b/bsl/build/CMakeFiles/Makefile.cmake similarity index 91% rename from bsl/csl/stm32f042/build/CMakeFiles/Makefile.cmake rename to bsl/build/CMakeFiles/Makefile.cmake index 6e9b6eb..637c1b0 100644 --- a/bsl/csl/stm32f042/build/CMakeFiles/Makefile.cmake +++ b/bsl/build/CMakeFiles/Makefile.cmake @@ -8,15 +8,17 @@ set(CMAKE_DEPENDS_GENERATOR "Unix Makefiles") set(CMAKE_MAKEFILE_DEPENDS "CMakeCache.txt" "../CMakeLists.txt" - "../Drivers/CMakeLists.txt" - "../Src/CMakeLists.txt" "CMakeFiles/3.13.4/CMakeASMCompiler.cmake" "CMakeFiles/3.13.4/CMakeCCompiler.cmake" "CMakeFiles/3.13.4/CMakeCXXCompiler.cmake" "CMakeFiles/3.13.4/CMakeSystem.cmake" "CMakeFiles/feature_tests.c" "CMakeFiles/feature_tests.cxx" - "../startup/CMakeLists.txt" + "../csl/CMakeLists.txt" + "../csl/stm32f042/CMakeLists.txt" + "../csl/stm32f042/Drivers/CMakeLists.txt" + "../csl/stm32f042/Src/CMakeLists.txt" + "../csl/stm32f042/startup/CMakeLists.txt" "/usr/share/cmake-3.13/Modules/CMakeASMCompiler.cmake.in" "/usr/share/cmake-3.13/Modules/CMakeASMInformation.cmake" "/usr/share/cmake-3.13/Modules/CMakeCCompiler.cmake.in" @@ -121,15 +123,17 @@ set(CMAKE_MAKEFILE_PRODUCTS "CMakeFiles/3.13.4/CMakeCCompiler.cmake" "CMakeFiles/3.13.4/CMakeCXXCompiler.cmake" "CMakeFiles/CMakeDirectoryInformation.cmake" - "Drivers/CMakeFiles/CMakeDirectoryInformation.cmake" - "startup/CMakeFiles/CMakeDirectoryInformation.cmake" - "Src/CMakeFiles/CMakeDirectoryInformation.cmake" + "csl/CMakeFiles/CMakeDirectoryInformation.cmake" + "csl/stm32f042/CMakeFiles/CMakeDirectoryInformation.cmake" + "csl/stm32f042/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake" + "csl/stm32f042/startup/CMakeFiles/CMakeDirectoryInformation.cmake" + "csl/stm32f042/Src/CMakeFiles/CMakeDirectoryInformation.cmake" ) # Dependency information for all targets: set(CMAKE_DEPEND_INFO_FILES "CMakeFiles/refOvenTest.out.dir/DependInfo.cmake" - "Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" - "startup/CMakeFiles/Startup.dir/DependInfo.cmake" - "Src/CMakeFiles/CSources.dir/DependInfo.cmake" + "csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" + "csl/stm32f042/startup/CMakeFiles/Startup.dir/DependInfo.cmake" + "csl/stm32f042/Src/CMakeFiles/CSources.dir/DependInfo.cmake" ) diff --git a/bsl/build/CMakeFiles/Makefile2 b/bsl/build/CMakeFiles/Makefile2 new file mode 100644 index 0000000..0de9849 --- /dev/null +++ b/bsl/build/CMakeFiles/Makefile2 @@ -0,0 +1,322 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +# Default target executed when no arguments are given to make. +default_target: all + +.PHONY : default_target + +# The main recursive all target +all: + +.PHONY : all + +# The main recursive preinstall target +preinstall: + +.PHONY : preinstall + +# The main recursive clean target +clean: + +.PHONY : clean + +#============================================================================= +# Special targets provided by cmake. + +# Disable implicit rules so canonical targets will work. +.SUFFIXES: + + +# Remove some rules from gmake that .SUFFIXES does not remove. +SUFFIXES = + +.SUFFIXES: .hpux_make_needs_suffix_list + + +# Suppress display of executed commands. +$(VERBOSE).SILENT: + + +# A target that is always out of date. +cmake_force: + +.PHONY : cmake_force + +#============================================================================= +# Set environment variables for the build. + +# The shell in which to execute make rules. +SHELL = /bin/sh + +# The CMake executable. +CMAKE_COMMAND = /usr/bin/cmake + +# The command to remove a file. +RM = /usr/bin/cmake -E remove -f + +# Escaping for special characters. +EQUALS = = + +# The top-level source directory on which CMake was run. +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl + +# The top-level build directory on which CMake was run. +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build + +#============================================================================= +# Target rules for target CMakeFiles/refOvenTest.out.dir + +# All Build rule for target. +CMakeFiles/refOvenTest.out.dir/all: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/all +CMakeFiles/refOvenTest.out.dir/all: csl/stm32f042/startup/CMakeFiles/Startup.dir/all +CMakeFiles/refOvenTest.out.dir/all: csl/stm32f042/Src/CMakeFiles/CSources.dir/all + $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/depend + $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/build + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=13,14 "Built target refOvenTest.out" +.PHONY : CMakeFiles/refOvenTest.out.dir/all + +# Include target in all. +all: CMakeFiles/refOvenTest.out.dir/all + +.PHONY : all + +# Build rule for subdir invocation for target. +CMakeFiles/refOvenTest.out.dir/rule: cmake_check_build_system + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 14 + $(MAKE) -f CMakeFiles/Makefile2 CMakeFiles/refOvenTest.out.dir/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 +.PHONY : CMakeFiles/refOvenTest.out.dir/rule + +# Convenience name for target. +refOvenTest.out: CMakeFiles/refOvenTest.out.dir/rule + +.PHONY : refOvenTest.out + +# clean rule for target. +CMakeFiles/refOvenTest.out.dir/clean: + $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/clean +.PHONY : CMakeFiles/refOvenTest.out.dir/clean + +# clean rule for target. +clean: CMakeFiles/refOvenTest.out.dir/clean + +.PHONY : clean + +#============================================================================= +# Directory level rules for directory csl + +# Convenience name for "all" pass in the directory. +csl/all: csl/stm32f042/all + +.PHONY : csl/all + +# Convenience name for "clean" pass in the directory. +csl/clean: csl/stm32f042/clean + +.PHONY : csl/clean + +# Convenience name for "preinstall" pass in the directory. +csl/preinstall: csl/stm32f042/preinstall + +.PHONY : csl/preinstall + +#============================================================================= +# Directory level rules for directory csl/stm32f042 + +# Convenience name for "all" pass in the directory. +csl/stm32f042/all: csl/stm32f042/Drivers/all +csl/stm32f042/all: csl/stm32f042/startup/all +csl/stm32f042/all: csl/stm32f042/Src/all + +.PHONY : csl/stm32f042/all + +# Convenience name for "clean" pass in the directory. +csl/stm32f042/clean: csl/stm32f042/Drivers/clean +csl/stm32f042/clean: csl/stm32f042/startup/clean +csl/stm32f042/clean: csl/stm32f042/Src/clean + +.PHONY : csl/stm32f042/clean + +# Convenience name for "preinstall" pass in the directory. +csl/stm32f042/preinstall: csl/stm32f042/Drivers/preinstall +csl/stm32f042/preinstall: csl/stm32f042/startup/preinstall +csl/stm32f042/preinstall: csl/stm32f042/Src/preinstall + +.PHONY : csl/stm32f042/preinstall + +#============================================================================= +# Directory level rules for directory csl/stm32f042/Drivers + +# Convenience name for "all" pass in the directory. +csl/stm32f042/Drivers/all: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/all + +.PHONY : csl/stm32f042/Drivers/all + +# Convenience name for "clean" pass in the directory. +csl/stm32f042/Drivers/clean: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/clean + +.PHONY : csl/stm32f042/Drivers/clean + +# Convenience name for "preinstall" pass in the directory. +csl/stm32f042/Drivers/preinstall: + +.PHONY : csl/stm32f042/Drivers/preinstall + +#============================================================================= +# Target rules for target csl/stm32f042/Drivers/CMakeFiles/Drivers.dir + +# All Build rule for target. +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/all: + $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend + $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=5,6,7,8,9,10 "Built target Drivers" +.PHONY : csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/all + +# Include target in all. +all: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/all + +.PHONY : all + +# Build rule for subdir invocation for target. +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/rule: cmake_check_build_system + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 6 + $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 +.PHONY : csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/rule + +# Convenience name for target. +Drivers: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/rule + +.PHONY : Drivers + +# clean rule for target. +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/clean: + $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/clean +.PHONY : csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/clean + +# clean rule for target. +clean: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/clean + +.PHONY : clean + +#============================================================================= +# Directory level rules for directory csl/stm32f042/startup + +# Convenience name for "all" pass in the directory. +csl/stm32f042/startup/all: csl/stm32f042/startup/CMakeFiles/Startup.dir/all + +.PHONY : csl/stm32f042/startup/all + +# Convenience name for "clean" pass in the directory. +csl/stm32f042/startup/clean: csl/stm32f042/startup/CMakeFiles/Startup.dir/clean + +.PHONY : csl/stm32f042/startup/clean + +# Convenience name for "preinstall" pass in the directory. +csl/stm32f042/startup/preinstall: + +.PHONY : csl/stm32f042/startup/preinstall + +#============================================================================= +# Target rules for target csl/stm32f042/startup/CMakeFiles/Startup.dir + +# All Build rule for target. +csl/stm32f042/startup/CMakeFiles/Startup.dir/all: + $(MAKE) -f csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make csl/stm32f042/startup/CMakeFiles/Startup.dir/depend + $(MAKE) -f csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make csl/stm32f042/startup/CMakeFiles/Startup.dir/build + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=11,12 "Built target Startup" +.PHONY : csl/stm32f042/startup/CMakeFiles/Startup.dir/all + +# Include target in all. +all: csl/stm32f042/startup/CMakeFiles/Startup.dir/all + +.PHONY : all + +# Build rule for subdir invocation for target. +csl/stm32f042/startup/CMakeFiles/Startup.dir/rule: cmake_check_build_system + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 2 + $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/startup/CMakeFiles/Startup.dir/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 +.PHONY : csl/stm32f042/startup/CMakeFiles/Startup.dir/rule + +# Convenience name for target. +Startup: csl/stm32f042/startup/CMakeFiles/Startup.dir/rule + +.PHONY : Startup + +# clean rule for target. +csl/stm32f042/startup/CMakeFiles/Startup.dir/clean: + $(MAKE) -f csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make csl/stm32f042/startup/CMakeFiles/Startup.dir/clean +.PHONY : csl/stm32f042/startup/CMakeFiles/Startup.dir/clean + +# clean rule for target. +clean: csl/stm32f042/startup/CMakeFiles/Startup.dir/clean + +.PHONY : clean + +#============================================================================= +# Directory level rules for directory csl/stm32f042/Src + +# Convenience name for "all" pass in the directory. +csl/stm32f042/Src/all: csl/stm32f042/Src/CMakeFiles/CSources.dir/all + +.PHONY : csl/stm32f042/Src/all + +# Convenience name for "clean" pass in the directory. +csl/stm32f042/Src/clean: csl/stm32f042/Src/CMakeFiles/CSources.dir/clean + +.PHONY : csl/stm32f042/Src/clean + +# Convenience name for "preinstall" pass in the directory. +csl/stm32f042/Src/preinstall: + +.PHONY : csl/stm32f042/Src/preinstall + +#============================================================================= +# Target rules for target csl/stm32f042/Src/CMakeFiles/CSources.dir + +# All Build rule for target. +csl/stm32f042/Src/CMakeFiles/CSources.dir/all: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/all + $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/depend + $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/build + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=1,2,3,4 "Built target CSources" +.PHONY : csl/stm32f042/Src/CMakeFiles/CSources.dir/all + +# Include target in all. +all: csl/stm32f042/Src/CMakeFiles/CSources.dir/all + +.PHONY : all + +# Build rule for subdir invocation for target. +csl/stm32f042/Src/CMakeFiles/CSources.dir/rule: cmake_check_build_system + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 10 + $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Src/CMakeFiles/CSources.dir/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 +.PHONY : csl/stm32f042/Src/CMakeFiles/CSources.dir/rule + +# Convenience name for target. +CSources: csl/stm32f042/Src/CMakeFiles/CSources.dir/rule + +.PHONY : CSources + +# clean rule for target. +csl/stm32f042/Src/CMakeFiles/CSources.dir/clean: + $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/clean +.PHONY : csl/stm32f042/Src/CMakeFiles/CSources.dir/clean + +# clean rule for target. +clean: csl/stm32f042/Src/CMakeFiles/CSources.dir/clean + +.PHONY : clean + +#============================================================================= +# Special targets to cleanup operation of make. + +# Special rule to run CMake to check the build system integrity. +# No rule that depends on this can have commands that come from listfiles +# because they might be regenerated. +cmake_check_build_system: + $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 +.PHONY : cmake_check_build_system + diff --git a/bsl/build/CMakeFiles/TargetDirectories.txt b/bsl/build/CMakeFiles/TargetDirectories.txt new file mode 100644 index 0000000..ec43eb6 --- /dev/null +++ b/bsl/build/CMakeFiles/TargetDirectories.txt @@ -0,0 +1,16 @@ +/home/key/github/KED/bsl/build/CMakeFiles/rebuild_cache.dir +/home/key/github/KED/bsl/build/CMakeFiles/refOvenTest.out.dir +/home/key/github/KED/bsl/build/CMakeFiles/edit_cache.dir +/home/key/github/KED/bsl/build/csl/CMakeFiles/rebuild_cache.dir +/home/key/github/KED/bsl/build/csl/CMakeFiles/edit_cache.dir +/home/key/github/KED/bsl/build/csl/stm32f042/CMakeFiles/rebuild_cache.dir +/home/key/github/KED/bsl/build/csl/stm32f042/CMakeFiles/edit_cache.dir +/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/rebuild_cache.dir +/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir +/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/edit_cache.dir +/home/key/github/KED/bsl/build/csl/stm32f042/startup/CMakeFiles/rebuild_cache.dir +/home/key/github/KED/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir +/home/key/github/KED/bsl/build/csl/stm32f042/startup/CMakeFiles/edit_cache.dir +/home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/rebuild_cache.dir +/home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir +/home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/edit_cache.dir diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cmake.check_cache b/bsl/build/CMakeFiles/cmake.check_cache similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/cmake.check_cache rename to bsl/build/CMakeFiles/cmake.check_cache diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.bin b/bsl/build/CMakeFiles/feature_tests.bin similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.bin rename to bsl/build/CMakeFiles/feature_tests.bin diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.c b/bsl/build/CMakeFiles/feature_tests.c similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.c rename to bsl/build/CMakeFiles/feature_tests.c diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.cxx b/bsl/build/CMakeFiles/feature_tests.cxx similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.cxx rename to bsl/build/CMakeFiles/feature_tests.cxx diff --git a/bsl/csl/stm32f042/build/CMakeFiles/progress.marks b/bsl/build/CMakeFiles/progress.marks similarity index 100% rename from bsl/csl/stm32f042/build/CMakeFiles/progress.marks rename to bsl/build/CMakeFiles/progress.marks diff --git a/bsl/build/CMakeFiles/refOvenTest.out.dir/CXX.includecache b/bsl/build/CMakeFiles/refOvenTest.out.dir/CXX.includecache new file mode 100644 index 0000000..d463bda --- /dev/null +++ b/bsl/build/CMakeFiles/refOvenTest.out.dir/CXX.includecache @@ -0,0 +1,168 @@ +#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) + +#IncludeRegexScan: ^.*$ + +#IncludeRegexComplain: ^$ + +#IncludeRegexTransform: + +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +core_cm0.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h +system_stm32f0xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +stdint.h +- + +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +stm32f030x6.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h +stm32f030x8.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h +stm32f031x6.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h +stm32f038xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h +stm32f042x6.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +stm32f048xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h +stm32f051x8.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h +stm32f058xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h +stm32f070x6.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h +stm32f070xb.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h +stm32f071xb.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h +stm32f072xb.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h +stm32f078xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h +stm32f091xc.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h +stm32f098xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h +stm32f030xc.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h +stm32f0xx_hal.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h +arm_compat.h +- + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h +stdint.h +- +cmsis_armcc.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h +cmsis_armclang.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h +cmsis_gcc.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h +cmsis_iccarm.h +- +cmsis_ccs.h +- +cmsis_csm.h +- + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h +iccarm_builtin.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/iccarm_builtin.h +intrinsics.h +- + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h +stdint.h +- +cmsis_version.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h +cmsis_compiler.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Inc/stm32_assert.h + +../csl/stm32f042/Src/../Inc/stm32f0xx_csl.h +stm32f0xx_ll_crs.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_crs.h +stm32f0xx_ll_rcc.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_rcc.h +stm32f0xx_ll_bus.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_bus.h +stm32f0xx_ll_system.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_system.h +stm32f0xx_ll_exti.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_exti.h +stm32f0xx_ll_cortex.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_cortex.h +stm32f0xx_ll_utils.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_utils.h +stm32f0xx_ll_pwr.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_pwr.h +stm32f0xx_ll_dma.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_dma.h +stm32f0xx_ll_gpio.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_gpio.h +stm32_assert.h +../csl/stm32f042/Src/../Inc/stm32_assert.h + +/home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp +bls_nucleo_f042k6.h +/home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.h + +/home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.h +stm32f0xx_csl.h +/home/key/github/KED/bsl/nucleo_f042k6/stm32f0xx_csl.h + diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake b/bsl/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake similarity index 54% rename from bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake rename to bsl/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake index 12d22f9..fe0a938 100644 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake +++ b/bsl/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake @@ -4,7 +4,7 @@ set(CMAKE_DEPENDS_LANGUAGES ) # The set of files for implicit dependencies of each language: set(CMAKE_DEPENDS_CHECK_CXX - "/home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.cpp" "/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o" + "/home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp" "/home/key/github/KED/bsl/build/CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o" ) set(CMAKE_CXX_COMPILER_ID "GNU") @@ -26,22 +26,21 @@ set(CMAKE_TARGET_DEFINITIONS_CXX # The include file search paths: set(CMAKE_CXX_TARGET_INCLUDE_PATH - "../cppSrc" - "../Src/../Inc" - "../Src/../cppSrc" - "../Src/../Drivers/STM32F0xx_HAL_Driver/Inc" - "../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Src/../Drivers/CMSIS/Include" - "../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Drivers/CMSIS/Include" - "../Drivers/STM32F0xx_HAL_Driver/Inc" + "../nucleo_f042k6" + "../csl/stm32f042/Src/../Inc" + "../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc" + "../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include" + "../csl/stm32f042/Src/../Drivers/CMSIS/Include" + "../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include" + "../csl/stm32f042/Drivers/CMSIS/Include" + "../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc" ) # Targets to which this target links. set(CMAKE_TARGET_LINKED_INFO_FILES - "/home/key/github/KED/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake" - "/home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake" - "/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" + "/home/key/github/KED/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/DependInfo.cmake" + "/home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/DependInfo.cmake" + "/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" ) # Fortran module output directory. diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/build.make b/bsl/build/CMakeFiles/refOvenTest.out.dir/build.make similarity index 58% rename from bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/build.make rename to bsl/build/CMakeFiles/refOvenTest.out.dir/build.make index 27a62b8..9aec58a 100644 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/build.make +++ b/bsl/build/CMakeFiles/refOvenTest.out.dir/build.make @@ -43,10 +43,10 @@ RM = /usr/bin/cmake -E remove -f EQUALS = = # The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl # The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build # Include any dependencies generated for this target. include CMakeFiles/refOvenTest.out.dir/depend.make @@ -57,33 +57,33 @@ include CMakeFiles/refOvenTest.out.dir/progress.make # Include the compile flags for this target's objects. include CMakeFiles/refOvenTest.out.dir/flags.make -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: CMakeFiles/refOvenTest.out.dir/flags.make -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../cppSrc/transfer.cpp - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building CXX object CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o" - /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -o CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o -c /home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.cpp +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: CMakeFiles/refOvenTest.out.dir/flags.make +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../nucleo_f042k6/bls_nucleo_f042k6.cpp + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building CXX object CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o" + /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -o CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o -c /home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing CXX source to CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.i" - /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.cpp > CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.i +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.i: cmake_force + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing CXX source to CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.i" + /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -E /home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp > CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.i -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling CXX source to assembly CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.s" - /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.cpp -o CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.s +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.s: cmake_force + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling CXX source to assembly CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.s" + /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -S /home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp -o CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.s # Object files for target refOvenTest.out refOvenTest_out_OBJECTS = \ -"CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o" +"CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o" # External object files for target refOvenTest.out refOvenTest_out_EXTERNAL_OBJECTS = -refOvenTest.out: CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o +refOvenTest.out: CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o refOvenTest.out: CMakeFiles/refOvenTest.out.dir/build.make -refOvenTest.out: startup/libStartup.a -refOvenTest.out: Src/libCSources.a -refOvenTest.out: Drivers/libDrivers.a +refOvenTest.out: csl/stm32f042/startup/libStartup.a +refOvenTest.out: csl/stm32f042/Src/libCSources.a +refOvenTest.out: csl/stm32f042/Drivers/libDrivers.a refOvenTest.out: CMakeFiles/refOvenTest.out.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Linking CXX executable refOvenTest.out" + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Linking CXX executable refOvenTest.out" $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/refOvenTest.out.dir/link.txt --verbose=$(VERBOSE) arm-none-eabi-size refOvenTest.out arm-none-eabi-objcopy -O ihex refOvenTest.out refOvenTest.hex @@ -99,6 +99,6 @@ CMakeFiles/refOvenTest.out.dir/clean: .PHONY : CMakeFiles/refOvenTest.out.dir/clean CMakeFiles/refOvenTest.out.dir/depend: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/csl/stm32f042 /home/key/github/KED/bsl/csl/stm32f042 /home/key/github/KED/bsl/csl/stm32f042/build /home/key/github/KED/bsl/csl/stm32f042/build /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake --color=$(COLOR) + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl /home/key/github/KED/bsl /home/key/github/KED/bsl/build /home/key/github/KED/bsl/build /home/key/github/KED/bsl/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake --color=$(COLOR) .PHONY : CMakeFiles/refOvenTest.out.dir/depend diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake b/bsl/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake similarity index 75% rename from bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake rename to bsl/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake index e6c8d82..404d514 100644 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake +++ b/bsl/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake @@ -1,5 +1,5 @@ file(REMOVE_RECURSE - "CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o" + "CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o" "refOvenTest.out.pdb" "refOvenTest.out" ) diff --git a/bsl/build/CMakeFiles/refOvenTest.out.dir/depend.internal b/bsl/build/CMakeFiles/refOvenTest.out.dir/depend.internal new file mode 100644 index 0000000..8a5d4d0 --- /dev/null +++ b/bsl/build/CMakeFiles/refOvenTest.out.dir/depend.internal @@ -0,0 +1,28 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h + ../csl/stm32f042/Src/../Inc/stm32_assert.h + ../csl/stm32f042/Src/../Inc/stm32f0xx_csl.h + /home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp + /home/key/github/KED/bsl/nucleo_f042k6/bls_nucleo_f042k6.h diff --git a/bsl/build/CMakeFiles/refOvenTest.out.dir/depend.make b/bsl/build/CMakeFiles/refOvenTest.out.dir/depend.make new file mode 100644 index 0000000..407419b --- /dev/null +++ b/bsl/build/CMakeFiles/refOvenTest.out.dir/depend.make @@ -0,0 +1,28 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Inc/stm32_assert.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../csl/stm32f042/Src/../Inc/stm32f0xx_csl.h +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../nucleo_f042k6/bls_nucleo_f042k6.cpp +CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o: ../nucleo_f042k6/bls_nucleo_f042k6.h + diff --git a/bsl/build/CMakeFiles/refOvenTest.out.dir/flags.make b/bsl/build/CMakeFiles/refOvenTest.out.dir/flags.make new file mode 100644 index 0000000..ccbf609 --- /dev/null +++ b/bsl/build/CMakeFiles/refOvenTest.out.dir/flags.make @@ -0,0 +1,10 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +# compile CXX with /usr/bin/arm-none-eabi-g++ +CXX_FLAGS = -mcpu=cortex-m0 -mthumb -Wall -fdata-sections -fdiagnostics-color=always -ffunction-sections -std=gnu++1z + +CXX_DEFINES = -DDATA_CACHE_ENABLE=0 -DHSE_STARTUP_TIMEOUT=100 -DHSE_VALUE=8000000 -DHSI_VALUE=8000000 -DINSTRUCTION_CACHE_ENABLE=0 -DLSE_STARTUP_TIMEOUT=5000 -DLSE_VALUE=32768 -DLSI_VALUE=40000 -DPREFETCH_ENABLE=1 -DSTM32F042x6 -DUSE_FULL_LL_DRIVER -DVDD_VALUE=3300 + +CXX_INCLUDES = -I/home/key/github/KED/bsl/nucleo_f042k6 -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Inc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/CMSIS/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/CMSIS/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc + diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/link.txt b/bsl/build/CMakeFiles/refOvenTest.out.dir/link.txt similarity index 60% rename from bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/link.txt rename to bsl/build/CMakeFiles/refOvenTest.out.dir/link.txt index 516438b..5ea106d 100644 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/link.txt +++ b/bsl/build/CMakeFiles/refOvenTest.out.dir/link.txt @@ -1 +1 @@ -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -mcpu=cortex-m0 -mthumb -specs=nano.specs -T/home/key/github/KED/bsl/csl/stm32f042/startup/STM32F042K6Tx_FLASH.ld -lc -lm -lnosys -Wl,-Map=refOvenTest.map,--cref -Wl,--gc-sections CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o -o refOvenTest.out startup/libStartup.a Src/libCSources.a Drivers/libDrivers.a +/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -mcpu=cortex-m0 -mthumb -specs=nano.specs -T/home/key/github/KED/bsl/csl/stm32f042/startup/STM32F042K6Tx_FLASH.ld -lc -lm -lnosys -Wl,-Map=refOvenTest.map,--cref -Wl,--gc-sections CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o -o refOvenTest.out csl/stm32f042/startup/libStartup.a csl/stm32f042/Src/libCSources.a csl/stm32f042/Drivers/libDrivers.a diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/progress.make b/bsl/build/CMakeFiles/refOvenTest.out.dir/progress.make similarity index 100% rename from bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/progress.make rename to bsl/build/CMakeFiles/refOvenTest.out.dir/progress.make diff --git a/bsl/csl/stm32f042/build/Makefile b/bsl/build/Makefile similarity index 78% rename from bsl/csl/stm32f042/build/Makefile rename to bsl/build/Makefile index 5207036..4a39d0d 100644 --- a/bsl/csl/stm32f042/build/Makefile +++ b/bsl/build/Makefile @@ -48,10 +48,10 @@ RM = /usr/bin/cmake -E remove -f EQUALS = = # The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl # The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build #============================================================================= # Targets provided globally by CMake. @@ -80,9 +80,9 @@ edit_cache/fast: edit_cache # The main all target all: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/progress.marks + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles /home/key/github/KED/bsl/build/CMakeFiles/progress.marks $(MAKE) -f CMakeFiles/Makefile2 all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 0 + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 .PHONY : all # The main clean target @@ -133,7 +133,7 @@ Drivers: cmake_check_build_system # fast build rule for target. Drivers/fast: - $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/build + $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build .PHONY : Drivers/fast #============================================================================= @@ -146,7 +146,7 @@ Startup: cmake_check_build_system # fast build rule for target. Startup/fast: - $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/build + $(MAKE) -f csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make csl/stm32f042/startup/CMakeFiles/Startup.dir/build .PHONY : Startup/fast #============================================================================= @@ -159,35 +159,35 @@ CSources: cmake_check_build_system # fast build rule for target. CSources/fast: - $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/build + $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/build .PHONY : CSources/fast -cppSrc/transfer.o: cppSrc/transfer.cpp.o +nucleo_f042k6/bls_nucleo_f042k6.o: nucleo_f042k6/bls_nucleo_f042k6.cpp.o -.PHONY : cppSrc/transfer.o +.PHONY : nucleo_f042k6/bls_nucleo_f042k6.o # target to build an object file -cppSrc/transfer.cpp.o: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o -.PHONY : cppSrc/transfer.cpp.o +nucleo_f042k6/bls_nucleo_f042k6.cpp.o: + $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.o +.PHONY : nucleo_f042k6/bls_nucleo_f042k6.cpp.o -cppSrc/transfer.i: cppSrc/transfer.cpp.i +nucleo_f042k6/bls_nucleo_f042k6.i: nucleo_f042k6/bls_nucleo_f042k6.cpp.i -.PHONY : cppSrc/transfer.i +.PHONY : nucleo_f042k6/bls_nucleo_f042k6.i # target to preprocess a source file -cppSrc/transfer.cpp.i: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.i -.PHONY : cppSrc/transfer.cpp.i +nucleo_f042k6/bls_nucleo_f042k6.cpp.i: + $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.i +.PHONY : nucleo_f042k6/bls_nucleo_f042k6.cpp.i -cppSrc/transfer.s: cppSrc/transfer.cpp.s +nucleo_f042k6/bls_nucleo_f042k6.s: nucleo_f042k6/bls_nucleo_f042k6.cpp.s -.PHONY : cppSrc/transfer.s +.PHONY : nucleo_f042k6/bls_nucleo_f042k6.s # target to generate assembly for a file -cppSrc/transfer.cpp.s: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.s -.PHONY : cppSrc/transfer.cpp.s +nucleo_f042k6/bls_nucleo_f042k6.cpp.s: + $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/nucleo_f042k6/bls_nucleo_f042k6.cpp.s +.PHONY : nucleo_f042k6/bls_nucleo_f042k6.cpp.s # Help Target help: @@ -201,9 +201,9 @@ help: @echo "... Drivers" @echo "... Startup" @echo "... CSources" - @echo "... cppSrc/transfer.o" - @echo "... cppSrc/transfer.i" - @echo "... cppSrc/transfer.s" + @echo "... nucleo_f042k6/bls_nucleo_f042k6.o" + @echo "... nucleo_f042k6/bls_nucleo_f042k6.i" + @echo "... nucleo_f042k6/bls_nucleo_f042k6.s" .PHONY : help diff --git a/bsl/csl/stm32f042/build/cmake_install.cmake b/bsl/build/cmake_install.cmake similarity index 78% rename from bsl/csl/stm32f042/build/cmake_install.cmake rename to bsl/build/cmake_install.cmake index 7f0d0ff..7b69f98 100644 --- a/bsl/csl/stm32f042/build/cmake_install.cmake +++ b/bsl/build/cmake_install.cmake @@ -1,4 +1,4 @@ -# Install script for directory: /home/key/github/KED/bsl/csl/stm32f042 +# Install script for directory: /home/key/github/KED/bsl # Set the install prefix if(NOT DEFINED CMAKE_INSTALL_PREFIX) @@ -39,9 +39,7 @@ endif() if(NOT CMAKE_INSTALL_LOCAL_ONLY) # Include the install script for each subdirectory. - include("/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/cmake_install.cmake") - include("/home/key/github/KED/bsl/csl/stm32f042/build/startup/cmake_install.cmake") - include("/home/key/github/KED/bsl/csl/stm32f042/build/Src/cmake_install.cmake") + include("/home/key/github/KED/bsl/build/csl/cmake_install.cmake") endif() @@ -53,5 +51,5 @@ endif() string(REPLACE ";" "\n" CMAKE_INSTALL_MANIFEST_CONTENT "${CMAKE_INSTALL_MANIFEST_FILES}") -file(WRITE "/home/key/github/KED/bsl/csl/stm32f042/build/${CMAKE_INSTALL_MANIFEST}" +file(WRITE "/home/key/github/KED/bsl/build/${CMAKE_INSTALL_MANIFEST}" "${CMAKE_INSTALL_MANIFEST_CONTENT}") diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/build/csl/CMakeFiles/CMakeDirectoryInformation.cmake similarity index 75% rename from bsl/cmakeLowLayer/build/startup/CMakeFiles/CMakeDirectoryInformation.cmake rename to bsl/build/csl/CMakeFiles/CMakeDirectoryInformation.cmake index 77686e2..582a89a 100644 --- a/bsl/cmakeLowLayer/build/startup/CMakeFiles/CMakeDirectoryInformation.cmake +++ b/bsl/build/csl/CMakeFiles/CMakeDirectoryInformation.cmake @@ -2,8 +2,8 @@ # Generated by "Unix Makefiles" Generator, CMake Version 3.13 # Relative path conversion top directories. -set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl/cmakeLowLayer") -set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/cmakeLowLayer/build") +set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl") +set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/build") # Force unix paths in dependencies. set(CMAKE_FORCE_UNIX_PATHS 1) diff --git a/bsl/build/csl/CMakeFiles/progress.marks b/bsl/build/csl/CMakeFiles/progress.marks new file mode 100644 index 0000000..48082f7 --- /dev/null +++ b/bsl/build/csl/CMakeFiles/progress.marks @@ -0,0 +1 @@ +12 diff --git a/bsl/cmakeLowLayer/build/startup/Makefile b/bsl/build/csl/Makefile similarity index 60% rename from bsl/cmakeLowLayer/build/startup/Makefile rename to bsl/build/csl/Makefile index adb9dc2..5317407 100644 --- a/bsl/cmakeLowLayer/build/startup/Makefile +++ b/bsl/build/csl/Makefile @@ -48,10 +48,10 @@ RM = /usr/bin/cmake -E remove -f EQUALS = = # The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl # The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build #============================================================================= # Targets provided globally by CMake. @@ -80,14 +80,14 @@ edit_cache/fast: edit_cache # The main all target all: cmake_check_build_system - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles /home/key/github/KED/bsl/cmakeLowLayer/build/startup/CMakeFiles/progress.marks - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 startup/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles /home/key/github/KED/bsl/build/csl/CMakeFiles/progress.marks + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 .PHONY : all # The main clean target clean: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 startup/clean + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/clean .PHONY : clean # The main clean target @@ -97,43 +97,19 @@ clean/fast: clean # Prepare targets for installation. preinstall: all - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 startup/preinstall + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/preinstall .PHONY : preinstall # Prepare targets for installation. preinstall/fast: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 startup/preinstall + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/preinstall .PHONY : preinstall/fast # clear depends depend: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 .PHONY : depend -# Convenience name for target. -startup/CMakeFiles/Startup.dir/rule: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 startup/CMakeFiles/Startup.dir/rule -.PHONY : startup/CMakeFiles/Startup.dir/rule - -# Convenience name for target. -Startup: startup/CMakeFiles/Startup.dir/rule - -.PHONY : Startup - -# fast build rule for target. -Startup/fast: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/build -.PHONY : Startup/fast - -startup_stm32f042x6.o: startup_stm32f042x6.s.o - -.PHONY : startup_stm32f042x6.o - -# target to build an object file -startup_stm32f042x6.s.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o -.PHONY : startup_stm32f042x6.s.o - # Help Target help: @echo "The following are some of the valid targets for this Makefile:" @@ -141,9 +117,7 @@ help: @echo "... clean" @echo "... depend" @echo "... rebuild_cache" - @echo "... Startup" @echo "... edit_cache" - @echo "... startup_stm32f042x6.o" .PHONY : help @@ -155,6 +129,6 @@ help: # No rule that depends on this can have commands that come from listfiles # because they might be regenerated. cmake_check_build_system: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 .PHONY : cmake_check_build_system diff --git a/bsl/cmakeLowLayer/build/Drivers/cmake_install.cmake b/bsl/build/csl/cmake_install.cmake similarity index 81% rename from bsl/cmakeLowLayer/build/Drivers/cmake_install.cmake rename to bsl/build/csl/cmake_install.cmake index d4f089a..8a8e540 100644 --- a/bsl/cmakeLowLayer/build/Drivers/cmake_install.cmake +++ b/bsl/build/csl/cmake_install.cmake @@ -1,4 +1,4 @@ -# Install script for directory: /home/key/github/KED/bsl/cmakeLowLayer/Drivers +# Install script for directory: /home/key/github/KED/bsl/csl # Set the install prefix if(NOT DEFINED CMAKE_INSTALL_PREFIX) @@ -37,3 +37,9 @@ if(NOT DEFINED CMAKE_CROSSCOMPILING) set(CMAKE_CROSSCOMPILING "TRUE") endif() +if(NOT CMAKE_INSTALL_LOCAL_ONLY) + # Include the install script for each subdirectory. + include("/home/key/github/KED/bsl/build/csl/stm32f042/cmake_install.cmake") + +endif() + diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/build/csl/stm32f042/CMakeFiles/CMakeDirectoryInformation.cmake similarity index 75% rename from bsl/cmakeLowLayer/build/Src/CMakeFiles/CMakeDirectoryInformation.cmake rename to bsl/build/csl/stm32f042/CMakeFiles/CMakeDirectoryInformation.cmake index 77686e2..582a89a 100644 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CMakeDirectoryInformation.cmake +++ b/bsl/build/csl/stm32f042/CMakeFiles/CMakeDirectoryInformation.cmake @@ -2,8 +2,8 @@ # Generated by "Unix Makefiles" Generator, CMake Version 3.13 # Relative path conversion top directories. -set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl/cmakeLowLayer") -set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/cmakeLowLayer/build") +set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl") +set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/build") # Force unix paths in dependencies. set(CMAKE_FORCE_UNIX_PATHS 1) diff --git a/bsl/build/csl/stm32f042/CMakeFiles/progress.marks b/bsl/build/csl/stm32f042/CMakeFiles/progress.marks new file mode 100644 index 0000000..48082f7 --- /dev/null +++ b/bsl/build/csl/stm32f042/CMakeFiles/progress.marks @@ -0,0 +1 @@ +12 diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake similarity index 75% rename from bsl/cmakeLowLayer/build/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake index 77686e2..582a89a 100644 --- a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake +++ b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake @@ -2,8 +2,8 @@ # Generated by "Unix Makefiles" Generator, CMake Version 3.13 # Relative path conversion top directories. -set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl/cmakeLowLayer") -set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/cmakeLowLayer/build") +set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl") +set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/build") # Force unix paths in dependencies. set(CMAKE_FORCE_UNIX_PATHS 1) diff --git a/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/C.includecache b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/C.includecache new file mode 100644 index 0000000..761c5f1 --- /dev/null +++ b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/C.includecache @@ -0,0 +1,158 @@ +#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) + +#IncludeRegexScan: ^.*$ + +#IncludeRegexComplain: ^$ + +#IncludeRegexTransform: + +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +core_cm0.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h +system_stm32f0xx.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +stdint.h +- + +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +stm32f030x6.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h +stm32f030x8.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h +stm32f031x6.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h +stm32f038xx.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h +stm32f042x6.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +stm32f048xx.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h +stm32f051x8.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h +stm32f058xx.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h +stm32f070x6.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h +stm32f070xb.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h +stm32f071xb.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h +stm32f072xb.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h +stm32f078xx.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h +stm32f091xc.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h +stm32f098xx.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h +stm32f030xc.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h +stm32f0xx_hal.h +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h + +../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h + +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h +arm_compat.h +- + +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h +stdint.h +- +cmsis_armcc.h +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h +cmsis_armclang.h +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h +cmsis_gcc.h +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h +cmsis_iccarm.h +- +cmsis_ccs.h +- +cmsis_csm.h +- + +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h + +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h +iccarm_builtin.h +../csl/stm32f042/Drivers/CMSIS/Include/iccarm_builtin.h +intrinsics.h +- + +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h + +../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h +stdint.h +- +cmsis_version.h +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h +cmsis_compiler.h +../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h + +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +stm32f0xx.h +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h +stm32f0xx.h +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h +stm32f0xx.h +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h +stm32f0xx.h +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +stm32f0xx.h +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h +stm32f0xx.h +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h +stm32f0xx.h +../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c +stm32f0xx_ll_exti.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.h +stm32_assert.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h + +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c +stm32f0xx_ll_gpio.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.h +stm32f0xx_ll_bus.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_bus.h +stm32_assert.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h + +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c +stm32f0xx_ll_pwr.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.h +stm32f0xx_ll_bus.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_bus.h + +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c +stm32f0xx_ll_rcc.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.h +stm32_assert.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h + +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c +stm32f0xx_ll_rcc.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.h +stm32f0xx_ll_utils.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.h +stm32f0xx_ll_system.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_system.h +stm32_assert.h +/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h + diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake similarity index 61% rename from bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake index b62bcc2..0dcb7be 100644 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake +++ b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake @@ -4,11 +4,11 @@ set(CMAKE_DEPENDS_LANGUAGES ) # The set of files for implicit dependencies of each language: set(CMAKE_DEPENDS_CHECK_C - "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c" "/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o" - "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c" "/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o" - "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c" "/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o" - "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c" "/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o" - "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c" "/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o" + "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c" "/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o" + "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c" "/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o" + "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c" "/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o" + "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c" "/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o" + "/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c" "/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o" ) set(CMAKE_C_COMPILER_ID "GNU") @@ -30,9 +30,9 @@ set(CMAKE_TARGET_DEFINITIONS_C # The include file search paths: set(CMAKE_C_TARGET_INCLUDE_PATH - "../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Drivers/CMSIS/Include" - "../Drivers/STM32F0xx_HAL_Driver/Inc" + "../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include" + "../csl/stm32f042/Drivers/CMSIS/Include" + "../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc" ) # Targets to which this target links. diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/build.make b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make similarity index 55% rename from bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/build.make rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make index 3618d6d..e3b8a00 100644 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/build.make +++ b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make @@ -43,84 +43,84 @@ RM = /usr/bin/cmake -E remove -f EQUALS = = # The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl # The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build # Include any dependencies generated for this target. -include Drivers/CMakeFiles/Drivers.dir/depend.make +include csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend.make # Include the progress variables for this target. -include Drivers/CMakeFiles/Drivers.dir/progress.make +include csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/progress.make # Include the compile flags for this target's objects. -include Drivers/CMakeFiles/Drivers.dir/flags.make +include csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/flags.make +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building C object csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/flags.make +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building C object csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/flags.make +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building C object csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/flags.make +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Building C object csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/flags.make +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Building C object csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s: cmake_force +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s # Object files for target Drivers Drivers_OBJECTS = \ @@ -133,27 +133,27 @@ Drivers_OBJECTS = \ # External object files for target Drivers Drivers_EXTERNAL_OBJECTS = -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/build.make -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Linking C static library libDrivers.a" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && $(CMAKE_COMMAND) -P CMakeFiles/Drivers.dir/cmake_clean_target.cmake - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/Drivers.dir/link.txt --verbose=$(VERBOSE) +csl/stm32f042/Drivers/libDrivers.a: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o +csl/stm32f042/Drivers/libDrivers.a: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o +csl/stm32f042/Drivers/libDrivers.a: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o +csl/stm32f042/Drivers/libDrivers.a: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o +csl/stm32f042/Drivers/libDrivers.a: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o +csl/stm32f042/Drivers/libDrivers.a: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make +csl/stm32f042/Drivers/libDrivers.a: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/link.txt + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Linking C static library libDrivers.a" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && $(CMAKE_COMMAND) -P CMakeFiles/Drivers.dir/cmake_clean_target.cmake + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/Drivers.dir/link.txt --verbose=$(VERBOSE) # Rule to build all files generated by this target. -Drivers/CMakeFiles/Drivers.dir/build: Drivers/libDrivers.a +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build: csl/stm32f042/Drivers/libDrivers.a -.PHONY : Drivers/CMakeFiles/Drivers.dir/build +.PHONY : csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build -Drivers/CMakeFiles/Drivers.dir/clean: - cd /home/key/github/KED/bsl/csl/stm32f042/build/Drivers && $(CMAKE_COMMAND) -P CMakeFiles/Drivers.dir/cmake_clean.cmake -.PHONY : Drivers/CMakeFiles/Drivers.dir/clean +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/clean: + cd /home/key/github/KED/bsl/build/csl/stm32f042/Drivers && $(CMAKE_COMMAND) -P CMakeFiles/Drivers.dir/cmake_clean.cmake +.PHONY : csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/clean -Drivers/CMakeFiles/Drivers.dir/depend: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/csl/stm32f042 /home/key/github/KED/bsl/csl/stm32f042/Drivers /home/key/github/KED/bsl/csl/stm32f042/build /home/key/github/KED/bsl/csl/stm32f042/build/Drivers /home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake --color=$(COLOR) -.PHONY : Drivers/CMakeFiles/Drivers.dir/depend +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend: + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl /home/key/github/KED/bsl/csl/stm32f042/Drivers /home/key/github/KED/bsl/build /home/key/github/KED/bsl/build/csl/stm32f042/Drivers /home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake --color=$(COLOR) +.PHONY : csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean.cmake b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/cmake_clean.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean.cmake rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/cmake_clean.cmake diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean_target.cmake b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/cmake_clean_target.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean_target.cmake rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/cmake_clean_target.cmake diff --git a/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend.internal b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend.internal new file mode 100644 index 0000000..32fa0ea --- /dev/null +++ b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend.internal @@ -0,0 +1,72 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h + /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h + /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h + /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h + /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h + ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h + /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c diff --git a/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend.make b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend.make new file mode 100644 index 0000000..c970a38 --- /dev/null +++ b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/depend.make @@ -0,0 +1,72 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c + +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c + +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c + +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c + +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_armclang.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_compiler.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_gcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_iccarm.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/cmsis_version.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/CMSIS/Include/core_cm0.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c + diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/flags.make b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/flags.make similarity index 100% rename from bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/flags.make rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/flags.make diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/link.txt b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/link.txt similarity index 100% rename from bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/link.txt rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/link.txt diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/progress.make b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/progress.make similarity index 100% rename from bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/progress.make rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/progress.make diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/progress.marks b/bsl/build/csl/stm32f042/Drivers/CMakeFiles/progress.marks similarity index 100% rename from bsl/cmakeLowLayer/build/Drivers/CMakeFiles/progress.marks rename to bsl/build/csl/stm32f042/Drivers/CMakeFiles/progress.marks diff --git a/bsl/cmakeLowLayer/build/Drivers/Makefile b/bsl/build/csl/stm32f042/Drivers/Makefile similarity index 65% rename from bsl/cmakeLowLayer/build/Drivers/Makefile rename to bsl/build/csl/stm32f042/Drivers/Makefile index 494e82a..7363522 100644 --- a/bsl/cmakeLowLayer/build/Drivers/Makefile +++ b/bsl/build/csl/stm32f042/Drivers/Makefile @@ -48,10 +48,10 @@ RM = /usr/bin/cmake -E remove -f EQUALS = = # The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl # The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build #============================================================================= # Targets provided globally by CMake. @@ -80,14 +80,14 @@ edit_cache/fast: edit_cache # The main all target all: cmake_check_build_system - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/progress.marks - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles /home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/progress.marks + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Drivers/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 .PHONY : all # The main clean target clean: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/clean + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Drivers/clean .PHONY : clean # The main clean target @@ -97,32 +97,32 @@ clean/fast: clean # Prepare targets for installation. preinstall: all - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/preinstall + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Drivers/preinstall .PHONY : preinstall # Prepare targets for installation. preinstall/fast: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/preinstall + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Drivers/preinstall .PHONY : preinstall/fast # clear depends depend: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 .PHONY : depend # Convenience name for target. -Drivers/CMakeFiles/Drivers.dir/rule: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/CMakeFiles/Drivers.dir/rule -.PHONY : Drivers/CMakeFiles/Drivers.dir/rule +csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/rule: + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/rule +.PHONY : csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/rule # Convenience name for target. -Drivers: Drivers/CMakeFiles/Drivers.dir/rule +Drivers: csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/rule .PHONY : Drivers # fast build rule for target. Drivers/fast: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/build + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build .PHONY : Drivers/fast STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o @@ -131,7 +131,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.o: STM32F0xx_HAL_Driver/Src/stm32f0xx # target to build an object file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i @@ -140,7 +140,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.i: STM32F0xx_HAL_Driver/Src/stm32f0xx # target to preprocess a source file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s @@ -149,7 +149,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.s: STM32F0xx_HAL_Driver/Src/stm32f0xx # target to generate assembly for a file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o @@ -158,7 +158,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.o: STM32F0xx_HAL_Driver/Src/stm32f0xx # target to build an object file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i @@ -167,7 +167,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.i: STM32F0xx_HAL_Driver/Src/stm32f0xx # target to preprocess a source file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s @@ -176,7 +176,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.s: STM32F0xx_HAL_Driver/Src/stm32f0xx # target to generate assembly for a file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o @@ -185,7 +185,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ # target to build an object file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i @@ -194,7 +194,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ # target to preprocess a source file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s @@ -203,7 +203,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ # target to generate assembly for a file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o @@ -212,7 +212,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ # target to build an object file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i @@ -221,7 +221,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ # target to preprocess a source file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s @@ -230,7 +230,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ # target to generate assembly for a file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o @@ -239,7 +239,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.o: STM32F0xx_HAL_Driver/Src/stm32f0x # target to build an object file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i @@ -248,7 +248,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.i: STM32F0xx_HAL_Driver/Src/stm32f0x # target to preprocess a source file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s @@ -257,7 +257,7 @@ STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.s: STM32F0xx_HAL_Driver/Src/stm32f0x # target to generate assembly for a file STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/build.make csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s .PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s # Help Target @@ -295,6 +295,6 @@ help: # No rule that depends on this can have commands that come from listfiles # because they might be regenerated. cmake_check_build_system: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 .PHONY : cmake_check_build_system diff --git a/bsl/csl/stm32f042/build/Drivers/cmake_install.cmake b/bsl/build/csl/stm32f042/Drivers/cmake_install.cmake similarity index 100% rename from bsl/csl/stm32f042/build/Drivers/cmake_install.cmake rename to bsl/build/csl/stm32f042/Drivers/cmake_install.cmake diff --git a/bsl/build/csl/stm32f042/Makefile b/bsl/build/csl/stm32f042/Makefile new file mode 100644 index 0000000..f779ecb --- /dev/null +++ b/bsl/build/csl/stm32f042/Makefile @@ -0,0 +1,134 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +# Default target executed when no arguments are given to make. +default_target: all + +.PHONY : default_target + +# Allow only one "make -f Makefile2" at a time, but pass parallelism. +.NOTPARALLEL: + + +#============================================================================= +# Special targets provided by cmake. + +# Disable implicit rules so canonical targets will work. +.SUFFIXES: + + +# Remove some rules from gmake that .SUFFIXES does not remove. +SUFFIXES = + +.SUFFIXES: .hpux_make_needs_suffix_list + + +# Suppress display of executed commands. +$(VERBOSE).SILENT: + + +# A target that is always out of date. +cmake_force: + +.PHONY : cmake_force + +#============================================================================= +# Set environment variables for the build. + +# The shell in which to execute make rules. +SHELL = /bin/sh + +# The CMake executable. +CMAKE_COMMAND = /usr/bin/cmake + +# The command to remove a file. +RM = /usr/bin/cmake -E remove -f + +# Escaping for special characters. +EQUALS = = + +# The top-level source directory on which CMake was run. +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl + +# The top-level build directory on which CMake was run. +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build + +#============================================================================= +# Targets provided globally by CMake. + +# Special rule for the target rebuild_cache +rebuild_cache: + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..." + /usr/bin/cmake -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) +.PHONY : rebuild_cache + +# Special rule for the target rebuild_cache +rebuild_cache/fast: rebuild_cache + +.PHONY : rebuild_cache/fast + +# Special rule for the target edit_cache +edit_cache: + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..." + /usr/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available. +.PHONY : edit_cache + +# Special rule for the target edit_cache +edit_cache/fast: edit_cache + +.PHONY : edit_cache/fast + +# The main all target +all: cmake_check_build_system + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles /home/key/github/KED/bsl/build/csl/stm32f042/CMakeFiles/progress.marks + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 +.PHONY : all + +# The main clean target +clean: + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/clean +.PHONY : clean + +# The main clean target +clean/fast: clean + +.PHONY : clean/fast + +# Prepare targets for installation. +preinstall: all + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/preinstall +.PHONY : preinstall + +# Prepare targets for installation. +preinstall/fast: + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/preinstall +.PHONY : preinstall/fast + +# clear depends +depend: + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 +.PHONY : depend + +# Help Target +help: + @echo "The following are some of the valid targets for this Makefile:" + @echo "... all (the default if no target is provided)" + @echo "... clean" + @echo "... depend" + @echo "... rebuild_cache" + @echo "... edit_cache" +.PHONY : help + + + +#============================================================================= +# Special targets to cleanup operation of make. + +# Special rule to run CMake to check the build system integrity. +# No rule that depends on this can have commands that come from listfiles +# because they might be regenerated. +cmake_check_build_system: + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 +.PHONY : cmake_check_build_system + diff --git a/bsl/build/csl/stm32f042/Src/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/build/csl/stm32f042/Src/CMakeFiles/CMakeDirectoryInformation.cmake new file mode 100644 index 0000000..582a89a --- /dev/null +++ b/bsl/build/csl/stm32f042/Src/CMakeFiles/CMakeDirectoryInformation.cmake @@ -0,0 +1,16 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +# Relative path conversion top directories. +set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl") +set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/build") + +# Force unix paths in dependencies. +set(CMAKE_FORCE_UNIX_PATHS 1) + + +# The C and CXX include file regular expressions for this directory. +set(CMAKE_C_INCLUDE_REGEX_SCAN "^.*$") +set(CMAKE_C_INCLUDE_REGEX_COMPLAIN "^$") +set(CMAKE_CXX_INCLUDE_REGEX_SCAN ${CMAKE_C_INCLUDE_REGEX_SCAN}) +set(CMAKE_CXX_INCLUDE_REGEX_COMPLAIN ${CMAKE_C_INCLUDE_REGEX_COMPLAIN}) diff --git a/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/C.includecache b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/C.includecache new file mode 100644 index 0000000..e079c27 --- /dev/null +++ b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/C.includecache @@ -0,0 +1,176 @@ +#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) + +#IncludeRegexScan: ^.*$ + +#IncludeRegexComplain: ^$ + +#IncludeRegexTransform: + +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +core_cm0.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h +system_stm32f0xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +stdint.h +- + +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +stm32f030x6.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h +stm32f030x8.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h +stm32f031x6.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h +stm32f038xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h +stm32f042x6.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +stm32f048xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h +stm32f051x8.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h +stm32f058xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h +stm32f070x6.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h +stm32f070xb.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h +stm32f071xb.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h +stm32f072xb.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h +stm32f078xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h +stm32f091xc.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h +stm32f098xx.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h +stm32f030xc.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h +stm32f0xx_hal.h +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h +arm_compat.h +- + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h +stdint.h +- +cmsis_armcc.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h +cmsis_armclang.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h +cmsis_gcc.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h +cmsis_iccarm.h +- +cmsis_ccs.h +- +cmsis_csm.h +- + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h +iccarm_builtin.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/iccarm_builtin.h +intrinsics.h +- + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h + +../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h +stdint.h +- +cmsis_version.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h +cmsis_compiler.h +../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h +stm32f0xx.h +../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h + +../csl/stm32f042/Src/../Inc/stm32_assert.h + +../csl/stm32f042/Src/../Inc/stm32f0xx_csl.h +stm32f0xx_ll_crs.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_crs.h +stm32f0xx_ll_rcc.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_rcc.h +stm32f0xx_ll_bus.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_bus.h +stm32f0xx_ll_system.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_system.h +stm32f0xx_ll_exti.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_exti.h +stm32f0xx_ll_cortex.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_cortex.h +stm32f0xx_ll_utils.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_utils.h +stm32f0xx_ll_pwr.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_pwr.h +stm32f0xx_ll_dma.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_dma.h +stm32f0xx_ll_gpio.h +../csl/stm32f042/Src/../Inc/stm32f0xx_ll_gpio.h +stm32_assert.h +../csl/stm32f042/Src/../Inc/stm32_assert.h + +../csl/stm32f042/Src/../Inc/stm32f0xx_it.h + +/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c +stm32f0xx_csl.h +/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.h + +/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c +stm32f0xx_csl.h +/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.h +stm32f0xx_it.h +/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.h + +/home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c +stm32f0xx.h +/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx.h + diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/DependInfo.cmake similarity index 64% rename from bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake rename to bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/DependInfo.cmake index efdee55..2b6fe7d 100644 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake +++ b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/DependInfo.cmake @@ -4,9 +4,9 @@ set(CMAKE_DEPENDS_LANGUAGES ) # The set of files for implicit dependencies of each language: set(CMAKE_DEPENDS_CHECK_C - "/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c" "/home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o" - "/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c" "/home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o" - "/home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c" "/home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o" + "/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c" "/home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o" + "/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c" "/home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o" + "/home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c" "/home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o" ) set(CMAKE_C_COMPILER_ID "GNU") @@ -28,19 +28,18 @@ set(CMAKE_TARGET_DEFINITIONS_C # The include file search paths: set(CMAKE_C_TARGET_INCLUDE_PATH - "../Src/../Inc" - "../Src/../cppSrc" - "../Src/../Drivers/STM32F0xx_HAL_Driver/Inc" - "../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Src/../Drivers/CMSIS/Include" - "../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Drivers/CMSIS/Include" - "../Drivers/STM32F0xx_HAL_Driver/Inc" + "../csl/stm32f042/Src/../Inc" + "../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc" + "../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include" + "../csl/stm32f042/Src/../Drivers/CMSIS/Include" + "../csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include" + "../csl/stm32f042/Drivers/CMSIS/Include" + "../csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc" ) # Targets to which this target links. set(CMAKE_TARGET_LINKED_INFO_FILES - "/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" + "/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" ) # Fortran module output directory. diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/build.make b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make similarity index 54% rename from bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/build.make rename to bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make index 3c790a6..8939613 100644 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/build.make +++ b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make @@ -43,58 +43,58 @@ RM = /usr/bin/cmake -E remove -f EQUALS = = # The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl # The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build # Include any dependencies generated for this target. -include Src/CMakeFiles/CSources.dir/depend.make +include csl/stm32f042/Src/CMakeFiles/CSources.dir/depend.make # Include the progress variables for this target. -include Src/CMakeFiles/CSources.dir/progress.make +include csl/stm32f042/Src/CMakeFiles/CSources.dir/progress.make # Include the compile flags for this target's objects. -include Src/CMakeFiles/CSources.dir/flags.make +include csl/stm32f042/Src/CMakeFiles/CSources.dir/flags.make -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: Src/CMakeFiles/CSources.dir/flags.make -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/stm32f0xx_csl.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building C object Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/stm32f0xx_csl.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: csl/stm32f042/Src/CMakeFiles/CSources.dir/flags.make +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/stm32f0xx_csl.c + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building C object csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/stm32f0xx_csl.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.i: cmake_force +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.i: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/CSources.dir/stm32f0xx_csl.c.i" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c > CMakeFiles/CSources.dir/stm32f0xx_csl.c.i + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c > CMakeFiles/CSources.dir/stm32f0xx_csl.c.i -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.s: cmake_force +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.s: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/CSources.dir/stm32f0xx_csl.c.s" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c -o CMakeFiles/CSources.dir/stm32f0xx_csl.c.s + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c -o CMakeFiles/CSources.dir/stm32f0xx_csl.c.s -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: Src/CMakeFiles/CSources.dir/flags.make -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/stm32f0xx_it.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building C object Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/stm32f0xx_it.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: csl/stm32f042/Src/CMakeFiles/CSources.dir/flags.make +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/stm32f0xx_it.c + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building C object csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/stm32f0xx_it.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.i: cmake_force +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.i: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/CSources.dir/stm32f0xx_it.c.i" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c > CMakeFiles/CSources.dir/stm32f0xx_it.c.i + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c > CMakeFiles/CSources.dir/stm32f0xx_it.c.i -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.s: cmake_force +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.s: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/CSources.dir/stm32f0xx_it.c.s" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c -o CMakeFiles/CSources.dir/stm32f0xx_it.c.s + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c -o CMakeFiles/CSources.dir/stm32f0xx_it.c.s -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: Src/CMakeFiles/CSources.dir/flags.make -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/system_stm32f0xx.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building C object Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/system_stm32f0xx.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: csl/stm32f042/Src/CMakeFiles/CSources.dir/flags.make +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/system_stm32f0xx.c + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building C object csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/system_stm32f0xx.c.o -c /home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.i: cmake_force +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.i: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/CSources.dir/system_stm32f0xx.c.i" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c > CMakeFiles/CSources.dir/system_stm32f0xx.c.i + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c > CMakeFiles/CSources.dir/system_stm32f0xx.c.i -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.s: cmake_force +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.s: cmake_force @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/CSources.dir/system_stm32f0xx.c.s" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c -o CMakeFiles/CSources.dir/system_stm32f0xx.c.s + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c -o CMakeFiles/CSources.dir/system_stm32f0xx.c.s # Object files for target CSources CSources_OBJECTS = \ @@ -105,25 +105,25 @@ CSources_OBJECTS = \ # External object files for target CSources CSources_EXTERNAL_OBJECTS = -Src/libCSources.a: Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o -Src/libCSources.a: Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o -Src/libCSources.a: Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o -Src/libCSources.a: Src/CMakeFiles/CSources.dir/build.make -Src/libCSources.a: Src/CMakeFiles/CSources.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Linking C static library libCSources.a" - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && $(CMAKE_COMMAND) -P CMakeFiles/CSources.dir/cmake_clean_target.cmake - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/CSources.dir/link.txt --verbose=$(VERBOSE) +csl/stm32f042/Src/libCSources.a: csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o +csl/stm32f042/Src/libCSources.a: csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o +csl/stm32f042/Src/libCSources.a: csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o +csl/stm32f042/Src/libCSources.a: csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make +csl/stm32f042/Src/libCSources.a: csl/stm32f042/Src/CMakeFiles/CSources.dir/link.txt + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Linking C static library libCSources.a" + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && $(CMAKE_COMMAND) -P CMakeFiles/CSources.dir/cmake_clean_target.cmake + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/CSources.dir/link.txt --verbose=$(VERBOSE) # Rule to build all files generated by this target. -Src/CMakeFiles/CSources.dir/build: Src/libCSources.a +csl/stm32f042/Src/CMakeFiles/CSources.dir/build: csl/stm32f042/Src/libCSources.a -.PHONY : Src/CMakeFiles/CSources.dir/build +.PHONY : csl/stm32f042/Src/CMakeFiles/CSources.dir/build -Src/CMakeFiles/CSources.dir/clean: - cd /home/key/github/KED/bsl/csl/stm32f042/build/Src && $(CMAKE_COMMAND) -P CMakeFiles/CSources.dir/cmake_clean.cmake -.PHONY : Src/CMakeFiles/CSources.dir/clean +csl/stm32f042/Src/CMakeFiles/CSources.dir/clean: + cd /home/key/github/KED/bsl/build/csl/stm32f042/Src && $(CMAKE_COMMAND) -P CMakeFiles/CSources.dir/cmake_clean.cmake +.PHONY : csl/stm32f042/Src/CMakeFiles/CSources.dir/clean -Src/CMakeFiles/CSources.dir/depend: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/csl/stm32f042 /home/key/github/KED/bsl/csl/stm32f042/Src /home/key/github/KED/bsl/csl/stm32f042/build /home/key/github/KED/bsl/csl/stm32f042/build/Src /home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake --color=$(COLOR) -.PHONY : Src/CMakeFiles/CSources.dir/depend +csl/stm32f042/Src/CMakeFiles/CSources.dir/depend: + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl /home/key/github/KED/bsl/csl/stm32f042/Src /home/key/github/KED/bsl/build /home/key/github/KED/bsl/build/csl/stm32f042/Src /home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/DependInfo.cmake --color=$(COLOR) +.PHONY : csl/stm32f042/Src/CMakeFiles/CSources.dir/depend diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/cmake_clean.cmake b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/cmake_clean.cmake similarity index 100% rename from bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/cmake_clean.cmake rename to bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/cmake_clean.cmake diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/cmake_clean_target.cmake b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/cmake_clean_target.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/cmake_clean_target.cmake rename to bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/cmake_clean_target.cmake diff --git a/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/depend.internal b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/depend.internal new file mode 100644 index 0000000..2d4c9bc --- /dev/null +++ b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/depend.internal @@ -0,0 +1,64 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h + ../csl/stm32f042/Src/../Inc/stm32_assert.h + ../csl/stm32f042/Src/../Inc/stm32f0xx_csl.h + /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h + ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h + ../csl/stm32f042/Src/../Inc/stm32_assert.h + ../csl/stm32f042/Src/../Inc/stm32f0xx_csl.h + ../csl/stm32f042/Src/../Inc/stm32f0xx_it.h + /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h + ../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h + /home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c diff --git a/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/depend.make b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/depend.make new file mode 100644 index 0000000..31ebcde --- /dev/null +++ b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/depend.make @@ -0,0 +1,64 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Inc/stm32_assert.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/../Inc/stm32f0xx_csl.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../csl/stm32f042/Src/stm32f0xx_csl.c + +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Inc/stm32_assert.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Inc/stm32f0xx_csl.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/../Inc/stm32f0xx_it.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../csl/stm32f042/Src/stm32f0xx_it.c + +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armcc.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_armclang.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_compiler.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_gcc.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_iccarm.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/cmsis_version.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/../Drivers/CMSIS/Include/core_cm0.h +csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../csl/stm32f042/Src/system_stm32f0xx.c + diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/flags.make b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/flags.make similarity index 52% rename from bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/flags.make rename to bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/flags.make index d789b41..202af2b 100644 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/flags.make +++ b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/flags.make @@ -6,5 +6,5 @@ C_FLAGS = -mcpu=cortex-m0 -mthumb -Wall -fdata-sections -fdiagnostics-color=al C_DEFINES = -DDATA_CACHE_ENABLE=0 -DHSE_STARTUP_TIMEOUT=100 -DHSE_VALUE=8000000 -DHSI_VALUE=8000000 -DINSTRUCTION_CACHE_ENABLE=0 -DLSE_STARTUP_TIMEOUT=5000 -DLSE_VALUE=32768 -DLSI_VALUE=40000 -DPREFETCH_ENABLE=1 -DSTM32F042x6 -DUSE_FULL_LL_DRIVER -DVDD_VALUE=3300 -C_INCLUDES = -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Inc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../cppSrc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/CMSIS/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/CMSIS/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc +C_INCLUDES = -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Inc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/CMSIS/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/CMSIS/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/link.txt b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/link.txt similarity index 100% rename from bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/link.txt rename to bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/link.txt diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/progress.make b/bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/progress.make similarity index 100% rename from bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/progress.make rename to bsl/build/csl/stm32f042/Src/CMakeFiles/CSources.dir/progress.make diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/progress.marks b/bsl/build/csl/stm32f042/Src/CMakeFiles/progress.marks similarity index 100% rename from bsl/cmakeLowLayer/build/Src/CMakeFiles/progress.marks rename to bsl/build/csl/stm32f042/Src/CMakeFiles/progress.marks diff --git a/bsl/csl/stm32f042/build/Src/Makefile b/bsl/build/csl/stm32f042/Src/Makefile similarity index 62% rename from bsl/csl/stm32f042/build/Src/Makefile rename to bsl/build/csl/stm32f042/Src/Makefile index edf0357..26e2716 100644 --- a/bsl/csl/stm32f042/build/Src/Makefile +++ b/bsl/build/csl/stm32f042/Src/Makefile @@ -48,10 +48,10 @@ RM = /usr/bin/cmake -E remove -f EQUALS = = # The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl # The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build #============================================================================= # Targets provided globally by CMake. @@ -80,14 +80,14 @@ edit_cache/fast: edit_cache # The main all target all: cmake_check_build_system - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles /home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/progress.marks - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Src/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 0 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles /home/key/github/KED/bsl/build/csl/stm32f042/Src/CMakeFiles/progress.marks + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Src/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 .PHONY : all # The main clean target clean: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Src/clean + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Src/clean .PHONY : clean # The main clean target @@ -97,32 +97,32 @@ clean/fast: clean # Prepare targets for installation. preinstall: all - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Src/preinstall + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Src/preinstall .PHONY : preinstall # Prepare targets for installation. preinstall/fast: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Src/preinstall + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Src/preinstall .PHONY : preinstall/fast # clear depends depend: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 .PHONY : depend # Convenience name for target. -Src/CMakeFiles/CSources.dir/rule: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Src/CMakeFiles/CSources.dir/rule -.PHONY : Src/CMakeFiles/CSources.dir/rule +csl/stm32f042/Src/CMakeFiles/CSources.dir/rule: + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/Src/CMakeFiles/CSources.dir/rule +.PHONY : csl/stm32f042/Src/CMakeFiles/CSources.dir/rule # Convenience name for target. -CSources: Src/CMakeFiles/CSources.dir/rule +CSources: csl/stm32f042/Src/CMakeFiles/CSources.dir/rule .PHONY : CSources # fast build rule for target. CSources/fast: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/build + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/build .PHONY : CSources/fast stm32f0xx_csl.o: stm32f0xx_csl.c.o @@ -131,7 +131,7 @@ stm32f0xx_csl.o: stm32f0xx_csl.c.o # target to build an object file stm32f0xx_csl.c.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o .PHONY : stm32f0xx_csl.c.o stm32f0xx_csl.i: stm32f0xx_csl.c.i @@ -140,7 +140,7 @@ stm32f0xx_csl.i: stm32f0xx_csl.c.i # target to preprocess a source file stm32f0xx_csl.c.i: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.i + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.i .PHONY : stm32f0xx_csl.c.i stm32f0xx_csl.s: stm32f0xx_csl.c.s @@ -149,7 +149,7 @@ stm32f0xx_csl.s: stm32f0xx_csl.c.s # target to generate assembly for a file stm32f0xx_csl.c.s: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.s + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.s .PHONY : stm32f0xx_csl.c.s stm32f0xx_it.o: stm32f0xx_it.c.o @@ -158,7 +158,7 @@ stm32f0xx_it.o: stm32f0xx_it.c.o # target to build an object file stm32f0xx_it.c.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o .PHONY : stm32f0xx_it.c.o stm32f0xx_it.i: stm32f0xx_it.c.i @@ -167,7 +167,7 @@ stm32f0xx_it.i: stm32f0xx_it.c.i # target to preprocess a source file stm32f0xx_it.c.i: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.i + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.i .PHONY : stm32f0xx_it.c.i stm32f0xx_it.s: stm32f0xx_it.c.s @@ -176,7 +176,7 @@ stm32f0xx_it.s: stm32f0xx_it.c.s # target to generate assembly for a file stm32f0xx_it.c.s: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.s + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.s .PHONY : stm32f0xx_it.c.s system_stm32f0xx.o: system_stm32f0xx.c.o @@ -185,7 +185,7 @@ system_stm32f0xx.o: system_stm32f0xx.c.o # target to build an object file system_stm32f0xx.c.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o .PHONY : system_stm32f0xx.c.o system_stm32f0xx.i: system_stm32f0xx.c.i @@ -194,7 +194,7 @@ system_stm32f0xx.i: system_stm32f0xx.c.i # target to preprocess a source file system_stm32f0xx.c.i: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.i + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.i .PHONY : system_stm32f0xx.c.i system_stm32f0xx.s: system_stm32f0xx.c.s @@ -203,7 +203,7 @@ system_stm32f0xx.s: system_stm32f0xx.c.s # target to generate assembly for a file system_stm32f0xx.c.s: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.s + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/Src/CMakeFiles/CSources.dir/build.make csl/stm32f042/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.s .PHONY : system_stm32f0xx.c.s # Help Target @@ -235,6 +235,6 @@ help: # No rule that depends on this can have commands that come from listfiles # because they might be regenerated. cmake_check_build_system: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 .PHONY : cmake_check_build_system diff --git a/bsl/csl/stm32f042/build/Src/cmake_install.cmake b/bsl/build/csl/stm32f042/Src/cmake_install.cmake similarity index 100% rename from bsl/csl/stm32f042/build/Src/cmake_install.cmake rename to bsl/build/csl/stm32f042/Src/cmake_install.cmake diff --git a/bsl/cmakeLowLayer/build/Src/cmake_install.cmake b/bsl/build/csl/stm32f042/cmake_install.cmake similarity index 71% rename from bsl/cmakeLowLayer/build/Src/cmake_install.cmake rename to bsl/build/csl/stm32f042/cmake_install.cmake index 9651ce5..21dc30e 100644 --- a/bsl/cmakeLowLayer/build/Src/cmake_install.cmake +++ b/bsl/build/csl/stm32f042/cmake_install.cmake @@ -1,4 +1,4 @@ -# Install script for directory: /home/key/github/KED/bsl/cmakeLowLayer/Src +# Install script for directory: /home/key/github/KED/bsl/csl/stm32f042 # Set the install prefix if(NOT DEFINED CMAKE_INSTALL_PREFIX) @@ -37,3 +37,11 @@ if(NOT DEFINED CMAKE_CROSSCOMPILING) set(CMAKE_CROSSCOMPILING "TRUE") endif() +if(NOT CMAKE_INSTALL_LOCAL_ONLY) + # Include the install script for each subdirectory. + include("/home/key/github/KED/bsl/build/csl/stm32f042/Drivers/cmake_install.cmake") + include("/home/key/github/KED/bsl/build/csl/stm32f042/startup/cmake_install.cmake") + include("/home/key/github/KED/bsl/build/csl/stm32f042/Src/cmake_install.cmake") + +endif() + diff --git a/bsl/build/csl/stm32f042/startup/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/build/csl/stm32f042/startup/CMakeFiles/CMakeDirectoryInformation.cmake new file mode 100644 index 0000000..582a89a --- /dev/null +++ b/bsl/build/csl/stm32f042/startup/CMakeFiles/CMakeDirectoryInformation.cmake @@ -0,0 +1,16 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +# Relative path conversion top directories. +set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl") +set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/build") + +# Force unix paths in dependencies. +set(CMAKE_FORCE_UNIX_PATHS 1) + + +# The C and CXX include file regular expressions for this directory. +set(CMAKE_C_INCLUDE_REGEX_SCAN "^.*$") +set(CMAKE_C_INCLUDE_REGEX_COMPLAIN "^$") +set(CMAKE_CXX_INCLUDE_REGEX_SCAN ${CMAKE_C_INCLUDE_REGEX_SCAN}) +set(CMAKE_CXX_INCLUDE_REGEX_COMPLAIN ${CMAKE_C_INCLUDE_REGEX_COMPLAIN}) diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/ASM.includecache b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/ASM.includecache similarity index 100% rename from bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/ASM.includecache rename to bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/ASM.includecache diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/DependInfo.cmake similarity index 93% rename from bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake rename to bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/DependInfo.cmake index a89b53f..f57d4ee 100644 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake +++ b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/DependInfo.cmake @@ -4,7 +4,7 @@ set(CMAKE_DEPENDS_LANGUAGES ) # The set of files for implicit dependencies of each language: set(CMAKE_DEPENDS_CHECK_ASM - "/home/key/github/KED/bsl/csl/stm32f042/startup/startup_stm32f042x6.s" "/home/key/github/KED/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" + "/home/key/github/KED/bsl/csl/stm32f042/startup/startup_stm32f042x6.s" "/home/key/github/KED/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" ) set(CMAKE_ASM_COMPILER_ID "GNU") diff --git a/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make new file mode 100644 index 0000000..204572d --- /dev/null +++ b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make @@ -0,0 +1,91 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +# Delete rule output on recipe failure. +.DELETE_ON_ERROR: + + +#============================================================================= +# Special targets provided by cmake. + +# Disable implicit rules so canonical targets will work. +.SUFFIXES: + + +# Remove some rules from gmake that .SUFFIXES does not remove. +SUFFIXES = + +.SUFFIXES: .hpux_make_needs_suffix_list + + +# Suppress display of executed commands. +$(VERBOSE).SILENT: + + +# A target that is always out of date. +cmake_force: + +.PHONY : cmake_force + +#============================================================================= +# Set environment variables for the build. + +# The shell in which to execute make rules. +SHELL = /bin/sh + +# The CMake executable. +CMAKE_COMMAND = /usr/bin/cmake + +# The command to remove a file. +RM = /usr/bin/cmake -E remove -f + +# Escaping for special characters. +EQUALS = = + +# The top-level source directory on which CMake was run. +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl + +# The top-level build directory on which CMake was run. +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build + +# Include any dependencies generated for this target. +include csl/stm32f042/startup/CMakeFiles/Startup.dir/depend.make + +# Include the progress variables for this target. +include csl/stm32f042/startup/CMakeFiles/Startup.dir/progress.make + +# Include the compile flags for this target's objects. +include csl/stm32f042/startup/CMakeFiles/Startup.dir/flags.make + +csl/stm32f042/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: csl/stm32f042/startup/CMakeFiles/Startup.dir/flags.make +csl/stm32f042/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: ../csl/stm32f042/startup/startup_stm32f042x6.s + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building ASM object csl/stm32f042/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" + cd /home/key/github/KED/bsl/build/csl/stm32f042/startup && /usr/bin/arm-none-eabi-gcc $(ASM_DEFINES) $(ASM_INCLUDES) $(ASM_FLAGS) -o CMakeFiles/Startup.dir/startup_stm32f042x6.s.o -c /home/key/github/KED/bsl/csl/stm32f042/startup/startup_stm32f042x6.s + +# Object files for target Startup +Startup_OBJECTS = \ +"CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" + +# External object files for target Startup +Startup_EXTERNAL_OBJECTS = + +csl/stm32f042/startup/libStartup.a: csl/stm32f042/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o +csl/stm32f042/startup/libStartup.a: csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make +csl/stm32f042/startup/libStartup.a: csl/stm32f042/startup/CMakeFiles/Startup.dir/link.txt + @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Linking ASM static library libStartup.a" + cd /home/key/github/KED/bsl/build/csl/stm32f042/startup && $(CMAKE_COMMAND) -P CMakeFiles/Startup.dir/cmake_clean_target.cmake + cd /home/key/github/KED/bsl/build/csl/stm32f042/startup && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/Startup.dir/link.txt --verbose=$(VERBOSE) + +# Rule to build all files generated by this target. +csl/stm32f042/startup/CMakeFiles/Startup.dir/build: csl/stm32f042/startup/libStartup.a + +.PHONY : csl/stm32f042/startup/CMakeFiles/Startup.dir/build + +csl/stm32f042/startup/CMakeFiles/Startup.dir/clean: + cd /home/key/github/KED/bsl/build/csl/stm32f042/startup && $(CMAKE_COMMAND) -P CMakeFiles/Startup.dir/cmake_clean.cmake +.PHONY : csl/stm32f042/startup/CMakeFiles/Startup.dir/clean + +csl/stm32f042/startup/CMakeFiles/Startup.dir/depend: + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl /home/key/github/KED/bsl/csl/stm32f042/startup /home/key/github/KED/bsl/build /home/key/github/KED/bsl/build/csl/stm32f042/startup /home/key/github/KED/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/DependInfo.cmake --color=$(COLOR) +.PHONY : csl/stm32f042/startup/CMakeFiles/Startup.dir/depend + diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/cmake_clean.cmake b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/cmake_clean.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/cmake_clean.cmake rename to bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/cmake_clean.cmake diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/cmake_clean_target.cmake b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/cmake_clean_target.cmake similarity index 100% rename from bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/cmake_clean_target.cmake rename to bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/cmake_clean_target.cmake diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/depend.internal b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/depend.internal similarity index 71% rename from bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/depend.internal rename to bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/depend.internal index 4f32f08..470543b 100644 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/depend.internal +++ b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/depend.internal @@ -1,5 +1,5 @@ # CMAKE generated file: DO NOT EDIT! # Generated by "Unix Makefiles" Generator, CMake Version 3.13 -startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o +csl/stm32f042/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o /home/key/github/KED/bsl/csl/stm32f042/startup/startup_stm32f042x6.s diff --git a/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/depend.make b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/depend.make new file mode 100644 index 0000000..903e25f --- /dev/null +++ b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/depend.make @@ -0,0 +1,5 @@ +# CMAKE generated file: DO NOT EDIT! +# Generated by "Unix Makefiles" Generator, CMake Version 3.13 + +csl/stm32f042/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: ../csl/stm32f042/startup/startup_stm32f042x6.s + diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/flags.make b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/flags.make similarity index 100% rename from bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/flags.make rename to bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/flags.make diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/link.txt b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/link.txt similarity index 100% rename from bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/link.txt rename to bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/link.txt diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/progress.make b/bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/progress.make similarity index 100% rename from bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/progress.make rename to bsl/build/csl/stm32f042/startup/CMakeFiles/Startup.dir/progress.make diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/progress.marks b/bsl/build/csl/stm32f042/startup/CMakeFiles/progress.marks similarity index 100% rename from bsl/cmakeLowLayer/build/startup/CMakeFiles/progress.marks rename to bsl/build/csl/stm32f042/startup/CMakeFiles/progress.marks diff --git a/bsl/csl/stm32f042/build/startup/Makefile b/bsl/build/csl/stm32f042/startup/Makefile similarity index 67% rename from bsl/csl/stm32f042/build/startup/Makefile rename to bsl/build/csl/stm32f042/startup/Makefile index bdbbe65..2576aaf 100644 --- a/bsl/csl/stm32f042/build/startup/Makefile +++ b/bsl/build/csl/stm32f042/startup/Makefile @@ -48,10 +48,10 @@ RM = /usr/bin/cmake -E remove -f EQUALS = = # The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 +CMAKE_SOURCE_DIR = /home/key/github/KED/bsl # The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build +CMAKE_BINARY_DIR = /home/key/github/KED/bsl/build #============================================================================= # Targets provided globally by CMake. @@ -80,14 +80,14 @@ edit_cache/fast: edit_cache # The main all target all: cmake_check_build_system - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles /home/key/github/KED/bsl/csl/stm32f042/build/startup/CMakeFiles/progress.marks - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 startup/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 0 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles /home/key/github/KED/bsl/build/csl/stm32f042/startup/CMakeFiles/progress.marks + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/startup/all + $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/build/CMakeFiles 0 .PHONY : all # The main clean target clean: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 startup/clean + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/startup/clean .PHONY : clean # The main clean target @@ -97,32 +97,32 @@ clean/fast: clean # Prepare targets for installation. preinstall: all - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 startup/preinstall + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/startup/preinstall .PHONY : preinstall # Prepare targets for installation. preinstall/fast: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 startup/preinstall + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/startup/preinstall .PHONY : preinstall/fast # clear depends depend: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 .PHONY : depend # Convenience name for target. -startup/CMakeFiles/Startup.dir/rule: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 startup/CMakeFiles/Startup.dir/rule -.PHONY : startup/CMakeFiles/Startup.dir/rule +csl/stm32f042/startup/CMakeFiles/Startup.dir/rule: + cd /home/key/github/KED/bsl/build && $(MAKE) -f CMakeFiles/Makefile2 csl/stm32f042/startup/CMakeFiles/Startup.dir/rule +.PHONY : csl/stm32f042/startup/CMakeFiles/Startup.dir/rule # Convenience name for target. -Startup: startup/CMakeFiles/Startup.dir/rule +Startup: csl/stm32f042/startup/CMakeFiles/Startup.dir/rule .PHONY : Startup # fast build rule for target. Startup/fast: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/build + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make csl/stm32f042/startup/CMakeFiles/Startup.dir/build .PHONY : Startup/fast startup_stm32f042x6.o: startup_stm32f042x6.s.o @@ -131,7 +131,7 @@ startup_stm32f042x6.o: startup_stm32f042x6.s.o # target to build an object file startup_stm32f042x6.s.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o + cd /home/key/github/KED/bsl/build && $(MAKE) -f csl/stm32f042/startup/CMakeFiles/Startup.dir/build.make csl/stm32f042/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o .PHONY : startup_stm32f042x6.s.o # Help Target @@ -155,6 +155,6 @@ help: # No rule that depends on this can have commands that come from listfiles # because they might be regenerated. cmake_check_build_system: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 + cd /home/key/github/KED/bsl/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 .PHONY : cmake_check_build_system diff --git a/bsl/csl/stm32f042/build/startup/cmake_install.cmake b/bsl/build/csl/stm32f042/startup/cmake_install.cmake similarity index 100% rename from bsl/csl/stm32f042/build/startup/cmake_install.cmake rename to bsl/build/csl/stm32f042/startup/cmake_install.cmake diff --git a/bsl/csl/stm32f042/build/refOvenTest.bin b/bsl/build/refOvenTest.bin similarity index 81% rename from bsl/csl/stm32f042/build/refOvenTest.bin rename to bsl/build/refOvenTest.bin index 07cc959..accc841 100755 Binary files a/bsl/csl/stm32f042/build/refOvenTest.bin and b/bsl/build/refOvenTest.bin differ diff --git a/bsl/cmakeLowLayer/Drivers/CMakeLists.txt b/bsl/cmakeLowLayer/Drivers/CMakeLists.txt deleted file mode 100644 index a7239a4..0000000 --- a/bsl/cmakeLowLayer/Drivers/CMakeLists.txt +++ /dev/null @@ -1,21 +0,0 @@ -project(Drivers) - -set(P_SOURCES - STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c - STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c - STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c - STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c - STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c) - -add_library(${PROJECT_NAME} ${P_SOURCES}) -target_compile_options(${PROJECT_NAME} PRIVATE ${C_FLAGS}) -target_compile_definitions(${PROJECT_NAME} PRIVATE ${C_DEFS}) - -target_include_directories(${PROJECT_NAME} - PUBLIC - CMSIS/Device/ST/STM32F0xx/Include - CMSIS/Include - STM32F0xx_HAL_Driver/Inc -) -#To create an alias to be used on the main CMAKE. -add_library(sub::drivers ALIAS ${PROJECT_NAME}) diff --git a/bsl/cmakeLowLayer/Inc/main.h b/bsl/cmakeLowLayer/Inc/main.h deleted file mode 100644 index 1d994e9..0000000 --- a/bsl/cmakeLowLayer/Inc/main.h +++ /dev/null @@ -1,98 +0,0 @@ -/* USER CODE BEGIN Header */ -/** - ****************************************************************************** - * @file : main.h - * @brief : Header for main.c file. - * This file contains the common defines of the application. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2021 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ -/* USER CODE END Header */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __MAIN_H -#define __MAIN_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx_ll_crs.h" -#include "stm32f0xx_ll_rcc.h" -#include "stm32f0xx_ll_bus.h" -#include "stm32f0xx_ll_system.h" -#include "stm32f0xx_ll_exti.h" -#include "stm32f0xx_ll_cortex.h" -#include "stm32f0xx_ll_utils.h" -#include "stm32f0xx_ll_pwr.h" -#include "stm32f0xx_ll_dma.h" -#include "stm32f0xx_ll_gpio.h" - -#if defined(USE_FULL_ASSERT) -#include "stm32_assert.h" -#endif /* USE_FULL_ASSERT */ - -/* Private includes ----------------------------------------------------------*/ -/* USER CODE BEGIN Includes */ - -/* USER CODE END Includes */ - -/* Exported types ------------------------------------------------------------*/ -/* USER CODE BEGIN ET */ - -/* USER CODE END ET */ - -/* Exported constants --------------------------------------------------------*/ -/* USER CODE BEGIN EC */ - -/* USER CODE END EC */ - -/* Exported macro ------------------------------------------------------------*/ -/* USER CODE BEGIN EM */ -int cHook(); -/* USER CODE END EM */ - -/* Exported functions prototypes ---------------------------------------------*/ -void Error_Handler(void); - -/* USER CODE BEGIN EFP */ - -/* USER CODE END EFP */ - -/* Private defines -----------------------------------------------------------*/ -#define LED_G_Pin LL_GPIO_PIN_3 -#define LED_G_GPIO_Port GPIOB -#ifndef NVIC_PRIORITYGROUP_0 -#define NVIC_PRIORITYGROUP_0 ((uint32_t)0x00000007) /*!< 0 bit for pre-emption priority, - 4 bits for subpriority */ -#define NVIC_PRIORITYGROUP_1 ((uint32_t)0x00000006) /*!< 1 bit for pre-emption priority, - 3 bits for subpriority */ -#define NVIC_PRIORITYGROUP_2 ((uint32_t)0x00000005) /*!< 2 bits for pre-emption priority, - 2 bits for subpriority */ -#define NVIC_PRIORITYGROUP_3 ((uint32_t)0x00000004) /*!< 3 bits for pre-emption priority, - 1 bit for subpriority */ -#define NVIC_PRIORITYGROUP_4 ((uint32_t)0x00000003) /*!< 4 bits for pre-emption priority, - 0 bit for subpriority */ -#endif -/* USER CODE BEGIN Private defines */ - -/* USER CODE END Private defines */ - -#ifdef __cplusplus -} -#endif - -#endif /* __MAIN_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/cmakeLowLayer/Src/CMakeLists.txt b/bsl/cmakeLowLayer/Src/CMakeLists.txt deleted file mode 100644 index 9683724..0000000 --- a/bsl/cmakeLowLayer/Src/CMakeLists.txt +++ /dev/null @@ -1,24 +0,0 @@ -project(CSources) - -set (C_INCLUDES - ../Inc - ../cppSrc - ../Drivers/STM32F0xx_HAL_Driver/Inc - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include - ../Drivers/CMSIS/Include) - -set(C_SOURCES - main.c - stm32f0xx_it.c - system_stm32f0xx.c) - -#add_subdirectory(Drivers) - -add_library(${PROJECT_NAME} ${C_SOURCES}) -target_compile_options(${PROJECT_NAME} PRIVATE ${C_FLAGS}) -target_compile_definitions(${PROJECT_NAME} PRIVATE ${C_DEFS}) -target_include_directories(${PROJECT_NAME} PUBLIC ${C_INCLUDES}) -target_link_libraries(${PROJECT_NAME} sub::drivers) - -#To create an alias to be used on the main CMAKE. -add_library(sub::cSources ALIAS ${PROJECT_NAME}) diff --git a/bsl/cmakeLowLayer/Src/main.c b/bsl/cmakeLowLayer/Src/main.c deleted file mode 100644 index d255457..0000000 --- a/bsl/cmakeLowLayer/Src/main.c +++ /dev/null @@ -1,204 +0,0 @@ -/* USER CODE BEGIN Header */ -/** - ****************************************************************************** - * @file : main.c - * @brief : Main program body - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2021 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ -/* USER CODE END Header */ -/* Includes ------------------------------------------------------------------*/ -#include "main.h" -#include "transfer.h" -/* Private includes ----------------------------------------------------------*/ -/* USER CODE BEGIN Includes */ - -/* USER CODE END Includes */ - -/* Private typedef -----------------------------------------------------------*/ -/* USER CODE BEGIN PTD */ - -/* USER CODE END PTD */ - -/* Private define ------------------------------------------------------------*/ -/* USER CODE BEGIN PD */ -/* USER CODE END PD */ - -/* Private macro -------------------------------------------------------------*/ -/* USER CODE BEGIN PM */ - -/* USER CODE END PM */ - -/* Private variables ---------------------------------------------------------*/ - -/* USER CODE BEGIN PV */ - -/* USER CODE END PV */ - -/* Private function prototypes -----------------------------------------------*/ -void SystemClock_Config(void); -static void MX_GPIO_Init(void); -/* USER CODE BEGIN PFP */ - -/* USER CODE END PFP */ - -/* Private user code ---------------------------------------------------------*/ -/* USER CODE BEGIN 0 */ -int cHook() -{ - return 1; -} -/* USER CODE END 0 */ - -/** - * @brief The application entry point. - * @retval int - */ -int main(void) -{ - /* USER CODE BEGIN 1 */ - - /* USER CODE END 1 */ - - /* MCU Configuration--------------------------------------------------------*/ - - /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ - - LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_SYSCFG); - LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR); - - /* System interrupt init*/ - /* SysTick_IRQn interrupt configuration */ - NVIC_SetPriority(SysTick_IRQn, 3); - - /* USER CODE BEGIN Init */ - - /* USER CODE END Init */ - SystemClock_Config(); - - /* USER CODE BEGIN SysInit */ - - /* USER CODE END SysInit */ - - /* Initialize all configured peripherals */ - MX_GPIO_Init(); - /* USER CODE BEGIN 2 */ - - /* USER CODE END 2 */ - cHook(); - cppHook(); - /* Infinite loop */ - /* USER CODE BEGIN WHILE */ - while (1) - { - /* USER CODE END WHILE */ - LL_GPIO_TogglePin(LED_G_GPIO_Port,LED_G_Pin); - LL_mDelay(100); - /* USER CODE BEGIN 3 */ - } - /* USER CODE END 3 */ -} - -/** - * @brief System Clock Configuration - * @retval None - */ -void SystemClock_Config(void) -{ - LL_FLASH_SetLatency(LL_FLASH_LATENCY_0); - while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0) - { - } - LL_RCC_HSI_Enable(); - - /* Wait till HSI is ready */ - while(LL_RCC_HSI_IsReady() != 1) - { - - } - LL_RCC_HSI_SetCalibTrimming(16); - LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); - LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); - LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI); - - /* Wait till System clock is ready */ - while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) - { - - } - LL_Init1msTick(8000000); - LL_SetSystemCoreClock(8000000); -} - -/** - * @brief GPIO Initialization Function - * @param None - * @retval None - */ -static void MX_GPIO_Init(void) -{ - LL_GPIO_InitTypeDef GPIO_InitStruct = {0}; - - /* GPIO Ports Clock Enable */ - LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB); - - /**/ - LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin); - - /**/ - GPIO_InitStruct.Pin = LED_G_Pin; - GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT; - GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW; - GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL; - GPIO_InitStruct.Pull = LL_GPIO_PULL_NO; - LL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct); - -} - -/* USER CODE BEGIN 4 */ - -/* USER CODE END 4 */ - -/** - * @brief This function is executed in case of error occurrence. - * @retval None - */ -void Error_Handler(void) -{ - /* USER CODE BEGIN Error_Handler_Debug */ - /* User can add his own implementation to report the HAL error return state */ - __disable_irq(); - while (1) - { - } - /* USER CODE END Error_Handler_Debug */ -} - -#ifdef USE_FULL_ASSERT -/** - * @brief Reports the name of the source file and the source line number - * where the assert_param error has occurred. - * @param file: pointer to the source file name - * @param line: assert_param error line source number - * @retval None - */ -void assert_failed(uint8_t *file, uint32_t line) -{ - /* USER CODE BEGIN 6 */ - /* User can add his own implementation to report the file name and line number, - ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */ - /* USER CODE END 6 */ -} -#endif /* USE_FULL_ASSERT */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/cmakeLowLayer/build/CMakeCache.txt b/bsl/cmakeLowLayer/build/CMakeCache.txt deleted file mode 100644 index 1348eda..0000000 --- a/bsl/cmakeLowLayer/build/CMakeCache.txt +++ /dev/null @@ -1,398 +0,0 @@ -# This is the CMakeCache file. -# For build in directory: /home/key/github/KED/bsl/cmakeLowLayer/build -# It was generated by CMake: /usr/bin/cmake -# You can edit this file to change values found and used by cmake. -# If you do not want to change any of the values, simply exit the editor. -# If you do want to change a value, simply edit, save, and exit the editor. -# The syntax for the file is as follows: -# KEY:TYPE=VALUE -# KEY is the name of a variable in the cache. -# TYPE is a hint to GUIs for the type of VALUE, DO NOT EDIT TYPE!. -# VALUE is the current value for the KEY. - -######################## -# EXTERNAL cache entries -######################## - -//Path to a program. -CMAKE_AR:FILEPATH=/usr/bin/arm-none-eabi-ar - -//A wrapper around 'ar' adding the appropriate '--plugin' option -// for the GCC compiler -CMAKE_ASM_COMPILER_AR:FILEPATH=/usr/bin/arm-none-eabi-gcc-ar - -//A wrapper around 'ranlib' adding the appropriate '--plugin' option -// for the GCC compiler -CMAKE_ASM_COMPILER_RANLIB:FILEPATH=/usr/bin/arm-none-eabi-gcc-ranlib - -//Flags used by the ASM compiler during all build types. -CMAKE_ASM_FLAGS:STRING= - -//Flags used by the ASM compiler during DEBUG builds. -CMAKE_ASM_FLAGS_DEBUG:STRING=-g - -//Flags used by the ASM compiler during MINSIZEREL builds. -CMAKE_ASM_FLAGS_MINSIZEREL:STRING=-Os -DNDEBUG - -//Flags used by the ASM compiler during RELEASE builds. -CMAKE_ASM_FLAGS_RELEASE:STRING=-O3 -DNDEBUG - -//Flags used by the ASM compiler during RELWITHDEBINFO builds. -CMAKE_ASM_FLAGS_RELWITHDEBINFO:STRING=-O2 -g -DNDEBUG - -//Choose the type of build, options are: None Debug Release RelWithDebInfo -// MinSizeRel ... -CMAKE_BUILD_TYPE:STRING= - -//Enable/Disable color output during build. -CMAKE_COLOR_MAKEFILE:BOOL=ON - -//A wrapper around 'ar' adding the appropriate '--plugin' option -// for the GCC compiler -CMAKE_CXX_COMPILER_AR:FILEPATH=/usr/bin/arm-none-eabi-gcc-ar - -//A wrapper around 'ranlib' adding the appropriate '--plugin' option -// for the GCC compiler -CMAKE_CXX_COMPILER_RANLIB:FILEPATH=/usr/bin/arm-none-eabi-gcc-ranlib - -//Flags used by the CXX compiler during all build types. -CMAKE_CXX_FLAGS:STRING= - -//Flags used by the CXX compiler during DEBUG builds. -CMAKE_CXX_FLAGS_DEBUG:STRING=-g - -//Flags used by the CXX compiler during MINSIZEREL builds. -CMAKE_CXX_FLAGS_MINSIZEREL:STRING=-Os -DNDEBUG - -//Flags used by the CXX compiler during RELEASE builds. -CMAKE_CXX_FLAGS_RELEASE:STRING=-O3 -DNDEBUG - -//Flags used by the CXX compiler during RELWITHDEBINFO builds. -CMAKE_CXX_FLAGS_RELWITHDEBINFO:STRING=-O2 -g -DNDEBUG - -//A wrapper around 'ar' adding the appropriate '--plugin' option -// for the GCC compiler -CMAKE_C_COMPILER_AR:FILEPATH=/usr/bin/arm-none-eabi-gcc-ar - -//A wrapper around 'ranlib' adding the appropriate '--plugin' option -// for the GCC compiler -CMAKE_C_COMPILER_RANLIB:FILEPATH=/usr/bin/arm-none-eabi-gcc-ranlib - -//Flags used by the C compiler during all build types. -CMAKE_C_FLAGS:STRING= - -//Flags used by the C compiler during DEBUG builds. -CMAKE_C_FLAGS_DEBUG:STRING=-g - -//Flags used by the C compiler during MINSIZEREL builds. -CMAKE_C_FLAGS_MINSIZEREL:STRING=-Os -DNDEBUG - -//Flags used by the C compiler during RELEASE builds. -CMAKE_C_FLAGS_RELEASE:STRING=-O3 -DNDEBUG - -//Flags used by the C compiler during RELWITHDEBINFO builds. -CMAKE_C_FLAGS_RELWITHDEBINFO:STRING=-O2 -g -DNDEBUG - -//Flags used by the linker during all build types. -CMAKE_EXE_LINKER_FLAGS:STRING= - -//Flags used by the linker during DEBUG builds. -CMAKE_EXE_LINKER_FLAGS_DEBUG:STRING= - -//Flags used by the linker during MINSIZEREL builds. -CMAKE_EXE_LINKER_FLAGS_MINSIZEREL:STRING= - -//Flags used by the linker during RELEASE builds. -CMAKE_EXE_LINKER_FLAGS_RELEASE:STRING= - -//Flags used by the linker during RELWITHDEBINFO builds. -CMAKE_EXE_LINKER_FLAGS_RELWITHDEBINFO:STRING= - -//Enable/Disable output of compile commands during generation. -CMAKE_EXPORT_COMPILE_COMMANDS:BOOL=OFF - -//Install path prefix, prepended onto install directories. -CMAKE_INSTALL_PREFIX:PATH=/usr/local - -//Path to a program. -CMAKE_LINKER:FILEPATH=/usr/bin/arm-none-eabi-ld - -//Path to a program. -CMAKE_MAKE_PROGRAM:FILEPATH=/usr/bin/make - -//Flags used by the linker during the creation of modules during -// all build types. -CMAKE_MODULE_LINKER_FLAGS:STRING= - -//Flags used by the linker during the creation of modules during -// DEBUG builds. -CMAKE_MODULE_LINKER_FLAGS_DEBUG:STRING= - -//Flags used by the linker during the creation of modules during -// MINSIZEREL builds. -CMAKE_MODULE_LINKER_FLAGS_MINSIZEREL:STRING= - -//Flags used by the linker during the creation of modules during -// RELEASE builds. -CMAKE_MODULE_LINKER_FLAGS_RELEASE:STRING= - -//Flags used by the linker during the creation of modules during -// RELWITHDEBINFO builds. -CMAKE_MODULE_LINKER_FLAGS_RELWITHDEBINFO:STRING= - -//Path to a program. -CMAKE_NM:FILEPATH=/usr/bin/arm-none-eabi-nm - -//Path to a program. -CMAKE_OBJDUMP:FILEPATH=/usr/bin/arm-none-eabi-objdump - -//Value Computed by CMake -CMAKE_PROJECT_DESCRIPTION:STATIC= - -//Value Computed by CMake -CMAKE_PROJECT_HOMEPAGE_URL:STATIC= - -//Value Computed by CMake -CMAKE_PROJECT_NAME:STATIC=refOvenTest - -//Path to a program. -CMAKE_RANLIB:FILEPATH=/usr/bin/arm-none-eabi-ranlib - -//Flags used by the linker during the creation of shared libraries -// during all build types. -CMAKE_SHARED_LINKER_FLAGS:STRING= - -//Flags used by the linker during the creation of shared libraries -// during DEBUG builds. -CMAKE_SHARED_LINKER_FLAGS_DEBUG:STRING= - -//Flags used by the linker during the creation of shared libraries -// during MINSIZEREL builds. -CMAKE_SHARED_LINKER_FLAGS_MINSIZEREL:STRING= - -//Flags used by the linker during the creation of shared libraries -// during RELEASE builds. -CMAKE_SHARED_LINKER_FLAGS_RELEASE:STRING= - -//Flags used by the linker during the creation of shared libraries -// during RELWITHDEBINFO builds. -CMAKE_SHARED_LINKER_FLAGS_RELWITHDEBINFO:STRING= - -//If set, runtime paths are not added when installing shared libraries, -// but are added when building. -CMAKE_SKIP_INSTALL_RPATH:BOOL=NO - -//If set, runtime paths are not added when using shared libraries. -CMAKE_SKIP_RPATH:BOOL=NO - -//Flags used by the linker during the creation of static libraries -// during all build types. -CMAKE_STATIC_LINKER_FLAGS:STRING= - -//Flags used by the linker during the creation of static libraries -// during DEBUG builds. -CMAKE_STATIC_LINKER_FLAGS_DEBUG:STRING= - -//Flags used by the linker during the creation of static libraries -// during MINSIZEREL builds. -CMAKE_STATIC_LINKER_FLAGS_MINSIZEREL:STRING= - -//Flags used by the linker during the creation of static libraries -// during RELEASE builds. -CMAKE_STATIC_LINKER_FLAGS_RELEASE:STRING= - -//Flags used by the linker during the creation of static libraries -// during RELWITHDEBINFO builds. -CMAKE_STATIC_LINKER_FLAGS_RELWITHDEBINFO:STRING= - -//Path to a program. -CMAKE_STRIP:FILEPATH=/usr/bin/arm-none-eabi-strip - -//If this value is on, makefiles will be generated without the -// .SILENT directive, and all commands will be echoed to the console -// during the make. This is useful for debugging only. With Visual -// Studio IDE projects all commands are done without /nologo. -CMAKE_VERBOSE_MAKEFILE:BOOL=FALSE - -//Value Computed by CMake -CSources_BINARY_DIR:STATIC=/home/key/github/KED/bsl/cmakeLowLayer/build/Src - -//Dependencies for the target -CSources_LIB_DEPENDS:STATIC=general;sub::drivers; - -//Value Computed by CMake -CSources_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/cmakeLowLayer/Src - -//Value Computed by CMake -Drivers_BINARY_DIR:STATIC=/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers - -//Value Computed by CMake -Drivers_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/cmakeLowLayer/Drivers - -//Value Computed by CMake -Startup_BINARY_DIR:STATIC=/home/key/github/KED/bsl/cmakeLowLayer/build/startup - -//Value Computed by CMake -Startup_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/cmakeLowLayer/startup - -//Dependencies for the target -cpp_functions_LIB_DEPENDS:STATIC=general;sub::cSources; - -//Value Computed by CMake -refOvenTest_BINARY_DIR:STATIC=/home/key/github/KED/bsl/cmakeLowLayer/build - -//Value Computed by CMake -refOvenTest_SOURCE_DIR:STATIC=/home/key/github/KED/bsl/cmakeLowLayer - - -######################## -# INTERNAL cache entries -######################## - -//ADVANCED property for variable: CMAKE_AR -CMAKE_AR-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_ASM_COMPILER_AR -CMAKE_ASM_COMPILER_AR-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_ASM_COMPILER_RANLIB -CMAKE_ASM_COMPILER_RANLIB-ADVANCED:INTERNAL=1 -CMAKE_ASM_COMPILER_WORKS:INTERNAL=1 -//ADVANCED property for variable: CMAKE_ASM_FLAGS -CMAKE_ASM_FLAGS-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_ASM_FLAGS_DEBUG -CMAKE_ASM_FLAGS_DEBUG-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_ASM_FLAGS_MINSIZEREL -CMAKE_ASM_FLAGS_MINSIZEREL-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_ASM_FLAGS_RELEASE -CMAKE_ASM_FLAGS_RELEASE-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_ASM_FLAGS_RELWITHDEBINFO -CMAKE_ASM_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 -//This is the directory where this CMakeCache.txt was created -CMAKE_CACHEFILE_DIR:INTERNAL=/home/key/github/KED/bsl/cmakeLowLayer/build -//Major version of cmake used to create the current loaded cache -CMAKE_CACHE_MAJOR_VERSION:INTERNAL=3 -//Minor version of cmake used to create the current loaded cache -CMAKE_CACHE_MINOR_VERSION:INTERNAL=13 -//Patch version of cmake used to create the current loaded cache -CMAKE_CACHE_PATCH_VERSION:INTERNAL=4 -//ADVANCED property for variable: CMAKE_COLOR_MAKEFILE -CMAKE_COLOR_MAKEFILE-ADVANCED:INTERNAL=1 -//Path to CMake executable. -CMAKE_COMMAND:INTERNAL=/usr/bin/cmake -//Path to cpack program executable. -CMAKE_CPACK_COMMAND:INTERNAL=/usr/bin/cpack -//Path to ctest program executable. -CMAKE_CTEST_COMMAND:INTERNAL=/usr/bin/ctest -//ADVANCED property for variable: CMAKE_CXX_COMPILER_AR -CMAKE_CXX_COMPILER_AR-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_CXX_COMPILER_RANLIB -CMAKE_CXX_COMPILER_RANLIB-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_CXX_FLAGS -CMAKE_CXX_FLAGS-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_CXX_FLAGS_DEBUG -CMAKE_CXX_FLAGS_DEBUG-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_CXX_FLAGS_MINSIZEREL -CMAKE_CXX_FLAGS_MINSIZEREL-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_CXX_FLAGS_RELEASE -CMAKE_CXX_FLAGS_RELEASE-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_CXX_FLAGS_RELWITHDEBINFO -CMAKE_CXX_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_C_COMPILER_AR -CMAKE_C_COMPILER_AR-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_C_COMPILER_RANLIB -CMAKE_C_COMPILER_RANLIB-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_C_FLAGS -CMAKE_C_FLAGS-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_C_FLAGS_DEBUG -CMAKE_C_FLAGS_DEBUG-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_C_FLAGS_MINSIZEREL -CMAKE_C_FLAGS_MINSIZEREL-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_C_FLAGS_RELEASE -CMAKE_C_FLAGS_RELEASE-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_C_FLAGS_RELWITHDEBINFO -CMAKE_C_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 -//Executable file format -CMAKE_EXECUTABLE_FORMAT:INTERNAL=ELF -//ADVANCED property for variable: CMAKE_EXE_LINKER_FLAGS -CMAKE_EXE_LINKER_FLAGS-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_EXE_LINKER_FLAGS_DEBUG -CMAKE_EXE_LINKER_FLAGS_DEBUG-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_EXE_LINKER_FLAGS_MINSIZEREL -CMAKE_EXE_LINKER_FLAGS_MINSIZEREL-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_EXE_LINKER_FLAGS_RELEASE -CMAKE_EXE_LINKER_FLAGS_RELEASE-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_EXE_LINKER_FLAGS_RELWITHDEBINFO -CMAKE_EXE_LINKER_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_EXPORT_COMPILE_COMMANDS -CMAKE_EXPORT_COMPILE_COMMANDS-ADVANCED:INTERNAL=1 -//Name of external makefile project generator. -CMAKE_EXTRA_GENERATOR:INTERNAL= -//Name of generator. -CMAKE_GENERATOR:INTERNAL=Unix Makefiles -//Generator instance identifier. -CMAKE_GENERATOR_INSTANCE:INTERNAL= -//Name of generator platform. -CMAKE_GENERATOR_PLATFORM:INTERNAL= -//Name of generator toolset. -CMAKE_GENERATOR_TOOLSET:INTERNAL= -//Source directory with the top level CMakeLists.txt file for this -// project -CMAKE_HOME_DIRECTORY:INTERNAL=/home/key/github/KED/bsl/cmakeLowLayer -//Install .so files without execute permission. -CMAKE_INSTALL_SO_NO_EXE:INTERNAL=1 -//ADVANCED property for variable: CMAKE_LINKER -CMAKE_LINKER-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_MAKE_PROGRAM -CMAKE_MAKE_PROGRAM-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_MODULE_LINKER_FLAGS -CMAKE_MODULE_LINKER_FLAGS-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_MODULE_LINKER_FLAGS_DEBUG -CMAKE_MODULE_LINKER_FLAGS_DEBUG-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_MODULE_LINKER_FLAGS_MINSIZEREL -CMAKE_MODULE_LINKER_FLAGS_MINSIZEREL-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_MODULE_LINKER_FLAGS_RELEASE -CMAKE_MODULE_LINKER_FLAGS_RELEASE-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_MODULE_LINKER_FLAGS_RELWITHDEBINFO -CMAKE_MODULE_LINKER_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_NM -CMAKE_NM-ADVANCED:INTERNAL=1 -//number of local generators -CMAKE_NUMBER_OF_MAKEFILES:INTERNAL=4 -//ADVANCED property for variable: CMAKE_OBJDUMP -CMAKE_OBJDUMP-ADVANCED:INTERNAL=1 -//Platform information initialized -CMAKE_PLATFORM_INFO_INITIALIZED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_RANLIB -CMAKE_RANLIB-ADVANCED:INTERNAL=1 -//Path to CMake installation. -CMAKE_ROOT:INTERNAL=/usr/share/cmake-3.13 -//ADVANCED property for variable: CMAKE_SHARED_LINKER_FLAGS -CMAKE_SHARED_LINKER_FLAGS-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_SHARED_LINKER_FLAGS_DEBUG -CMAKE_SHARED_LINKER_FLAGS_DEBUG-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_SHARED_LINKER_FLAGS_MINSIZEREL -CMAKE_SHARED_LINKER_FLAGS_MINSIZEREL-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_SHARED_LINKER_FLAGS_RELEASE -CMAKE_SHARED_LINKER_FLAGS_RELEASE-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_SHARED_LINKER_FLAGS_RELWITHDEBINFO -CMAKE_SHARED_LINKER_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_SKIP_INSTALL_RPATH -CMAKE_SKIP_INSTALL_RPATH-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_SKIP_RPATH -CMAKE_SKIP_RPATH-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_STATIC_LINKER_FLAGS -CMAKE_STATIC_LINKER_FLAGS-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_STATIC_LINKER_FLAGS_DEBUG -CMAKE_STATIC_LINKER_FLAGS_DEBUG-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_STATIC_LINKER_FLAGS_MINSIZEREL -CMAKE_STATIC_LINKER_FLAGS_MINSIZEREL-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_STATIC_LINKER_FLAGS_RELEASE -CMAKE_STATIC_LINKER_FLAGS_RELEASE-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_STATIC_LINKER_FLAGS_RELWITHDEBINFO -CMAKE_STATIC_LINKER_FLAGS_RELWITHDEBINFO-ADVANCED:INTERNAL=1 -//ADVANCED property for variable: CMAKE_STRIP -CMAKE_STRIP-ADVANCED:INTERNAL=1 -//uname command -CMAKE_UNAME:INTERNAL=/bin/uname -//ADVANCED property for variable: CMAKE_VERBOSE_MAKEFILE -CMAKE_VERBOSE_MAKEFILE-ADVANCED:INTERNAL=1 - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/CMakeOutput.log b/bsl/cmakeLowLayer/build/CMakeFiles/CMakeOutput.log deleted file mode 100644 index 15d8d87..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/CMakeOutput.log +++ /dev/null @@ -1,595 +0,0 @@ -The system is: Linux - 5.8.0-0.bpo.2-amd64 - x86_64 -Checking whether the ASM compiler is GNU using "--version" matched "(GNU assembler)|(GCC)|(Free Software Foundation)": -arm-none-eabi-gcc (15:7-2018-q2-6) 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] -Copyright (C) 2017 Free Software Foundation, Inc. -This is free software; see the source for copying conditions. There is NO -warranty; not even for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. - -Compiling the C compiler identification source file "CMakeCCompilerId.c" succeeded. -Compiler: /usr/bin/arm-none-eabi-gcc -Build flags: -Id flags: -c - -The output was: -0 - - -Compilation of the C compiler identification source "CMakeCCompilerId.c" produced "CMakeCCompilerId.o" - -The C compiler identification is GNU, found in "/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.o" - -Compiling the CXX compiler identification source file "CMakeCXXCompilerId.cpp" succeeded. -Compiler: /usr/bin/arm-none-eabi-g++ -Build flags: -Id flags: -c - -The output was: -0 - - -Compilation of the CXX compiler identification source "CMakeCXXCompilerId.cpp" produced "CMakeCXXCompilerId.o" - -The CXX compiler identification is GNU, found in "/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.o" - -Determining if the C compiler works passed with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_ffbd4/fast" -/usr/bin/make -f CMakeFiles/cmTC_ffbd4.dir/build.make CMakeFiles/cmTC_ffbd4.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_ffbd4.dir/testCCompiler.c.o -/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_ffbd4.dir/testCCompiler.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp/testCCompiler.c -Linking C executable cmTC_ffbd4 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_ffbd4.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_ffbd4.dir/testCCompiler.c.o -o cmTC_ffbd4 -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - -Detecting C compiler ABI info compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_acbaf/fast" -/usr/bin/make -f CMakeFiles/cmTC_acbaf.dir/build.make CMakeFiles/cmTC_acbaf.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o -/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o -c /usr/share/cmake-3.13/Modules/CMakeCCompilerABI.c -Linking C executable cmTC_acbaf -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_acbaf.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs -v CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o -o cmTC_acbaf -Using built-in specs. -Reading specs from /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/nosys.specs -rename spec link_gcc_c_sequence to nosys_link_gcc_c_sequence -COLLECT_GCC=/usr/bin/arm-none-eabi-gcc -COLLECT_LTO_WRAPPER=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -Target: arm-none-eabi -Configured with: ../configure --build=x86_64-linux-gnu --prefix=/usr --includedir='/usr/lib/include' --mandir='/usr/lib/share/man' --infodir='/usr/lib/share/info' --sysconfdir=/etc --localstatedir=/var --disable-silent-rules --libdir='/usr/lib/lib/x86_64-linux-gnu' --libexecdir='/usr/lib/lib/x86_64-linux-gnu' --disable-maintainer-mode --disable-dependency-tracking --mandir=/usr/share/man --enable-languages=c,c++,lto --enable-multilib --disable-decimal-float --disable-libffi --disable-libgomp --disable-libmudflap --disable-libquadmath --disable-libssp --disable-libstdcxx-pch --disable-nls --disable-shared --disable-threads --disable-tls --build=x86_64-linux-gnu --target=arm-none-eabi --with-system-zlib --with-gnu-as --with-gnu-ld --with-pkgversion=15:7-2018-q2-6 --without-included-gettext --prefix=/usr/lib --infodir=/usr/share/doc/gcc-arm-none-eabi/info --htmldir=/usr/share/doc/gcc-arm-none-eabi/html --pdfdir=/usr/share/doc/gcc-arm-none-eabi/pdf --bindir=/usr/bin --libexecdir=/usr/lib --libdir=/usr/lib --disable-libstdc++-v3 --host=x86_64-linux-gnu --with-headers=no --without-newlib --with-multilib-list=rmprofile CFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' CPPFLAGS='-Wdate-time -D_FORTIFY_SOURCE=2' CXXFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' FCFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' FFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' GCJFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' LDFLAGS=-Wl,-z,relro OBJCFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' OBJCXXFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' INHIBIT_LIBC_CFLAGS=-DUSE_TM_CLONE_REGISTRY=0 AR_FOR_TARGET=arm-none-eabi-ar AS_FOR_TARGET=arm-none-eabi-as LD_FOR_TARGET=arm-none-eabi-ld NM_FOR_TARGET=arm-none-eabi-nm OBJDUMP_FOR_TARGET=arm-none-eabi-objdump RANLIB_FOR_TARGET=arm-none-eabi-ranlib READELF_FOR_TARGET=arm-none-eabi-readelf STRIP_FOR_TARGET=arm-none-eabi-strip -Thread model: single -gcc version 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (15:7-2018-q2-6) -COMPILER_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/ -LIBRARY_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/ -COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_acbaf' - /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/ccIXnsH3.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_acbaf /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o -COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_acbaf' -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - -Parsed C implicit link information from above output: - link line regex: [^( *|.*[/\])(arm-none-eabi-ld|CMAKE_LINK_STARTFILE-NOTFOUND|([^/\]+-)?ld|collect2)[^/\]*( |$)] - ignore line: [Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp] - ignore line: [] - ignore line: [Run Build Command:"/usr/bin/make" "cmTC_acbaf/fast"] - ignore line: [/usr/bin/make -f CMakeFiles/cmTC_acbaf.dir/build.make CMakeFiles/cmTC_acbaf.dir/build] - ignore line: [make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp'] - ignore line: [Building C object CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o] - ignore line: [/usr/bin/arm-none-eabi-gcc -o CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o -c /usr/share/cmake-3.13/Modules/CMakeCCompilerABI.c] - ignore line: [Linking C executable cmTC_acbaf] - ignore line: [/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_acbaf.dir/link.txt --verbose=1] - ignore line: [/usr/bin/arm-none-eabi-gcc --specs=nosys.specs -v CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o -o cmTC_acbaf ] - ignore line: [Using built-in specs.] - ignore line: [Reading specs from /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/nosys.specs] - ignore line: [rename spec link_gcc_c_sequence to nosys_link_gcc_c_sequence] - ignore line: [COLLECT_GCC=/usr/bin/arm-none-eabi-gcc] - ignore line: [COLLECT_LTO_WRAPPER=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper] - ignore line: [Target: arm-none-eabi] - ignore line: [Configured with: ../configure --build=x86_64-linux-gnu --prefix=/usr --includedir='/usr/lib/include' --mandir='/usr/lib/share/man' --infodir='/usr/lib/share/info' --sysconfdir=/etc --localstatedir=/var --disable-silent-rules --libdir='/usr/lib/lib/x86_64-linux-gnu' --libexecdir='/usr/lib/lib/x86_64-linux-gnu' --disable-maintainer-mode --disable-dependency-tracking --mandir=/usr/share/man --enable-languages=c,c++,lto --enable-multilib --disable-decimal-float --disable-libffi --disable-libgomp --disable-libmudflap --disable-libquadmath --disable-libssp --disable-libstdcxx-pch --disable-nls --disable-shared --disable-threads --disable-tls --build=x86_64-linux-gnu --target=arm-none-eabi --with-system-zlib --with-gnu-as --with-gnu-ld --with-pkgversion=15:7-2018-q2-6 --without-included-gettext --prefix=/usr/lib --infodir=/usr/share/doc/gcc-arm-none-eabi/info --htmldir=/usr/share/doc/gcc-arm-none-eabi/html --pdfdir=/usr/share/doc/gcc-arm-none-eabi/pdf --bindir=/usr/bin --libexecdir=/usr/lib --libdir=/usr/lib --disable-libstdc++-v3 --host=x86_64-linux-gnu --with-headers=no --without-newlib --with-multilib-list=rmprofile CFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' CPPFLAGS='-Wdate-time -D_FORTIFY_SOURCE=2' CXXFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' FCFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' FFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' GCJFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' LDFLAGS=-Wl,-z,relro OBJCFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' OBJCXXFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' INHIBIT_LIBC_CFLAGS=-DUSE_TM_CLONE_REGISTRY=0 AR_FOR_TARGET=arm-none-eabi-ar AS_FOR_TARGET=arm-none-eabi-as LD_FOR_TARGET=arm-none-eabi-ld NM_FOR_TARGET=arm-none-eabi-nm OBJDUMP_FOR_TARGET=arm-none-eabi-objdump RANLIB_FOR_TARGET=arm-none-eabi-ranlib READELF_FOR_TARGET=arm-none-eabi-readelf STRIP_FOR_TARGET=arm-none-eabi-strip] - ignore line: [Thread model: single] - ignore line: [gcc version 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (15:7-2018-q2-6) ] - ignore line: [COMPILER_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/] - ignore line: [LIBRARY_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/] - ignore line: [COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_acbaf'] - link line: [ /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/ccIXnsH3.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_acbaf /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o] - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/collect2] ==> ignore - arg [-plugin] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so] ==> ignore - arg [-plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper] ==> ignore - arg [-plugin-opt=-fresolution=/tmp/ccIXnsH3.res] ==> ignore - arg [-plugin-opt=-pass-through=-lgcc] ==> ignore - arg [-plugin-opt=-pass-through=-lc] ==> ignore - arg [-plugin-opt=-pass-through=-lgcc] ==> ignore - arg [-plugin-opt=-pass-through=-lc] ==> ignore - arg [-plugin-opt=-pass-through=-lnosys] ==> ignore - arg [-X] ==> ignore - arg [-o] ==> ignore - arg [cmTC_acbaf] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crti.o] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o] ==> ignore - arg [-L/usr/lib/gcc/arm-none-eabi/7.3.1] ==> dir [/usr/lib/gcc/arm-none-eabi/7.3.1] - arg [-L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] ==> dir [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] - arg [CMakeFiles/cmTC_acbaf.dir/CMakeCCompilerABI.c.o] ==> ignore - arg [--start-group] ==> ignore - arg [-lgcc] ==> lib [gcc] - arg [-lc] ==> lib [c] - arg [--end-group] ==> ignore - arg [--start-group] ==> ignore - arg [-lgcc] ==> lib [gcc] - arg [-lc] ==> lib [c] - arg [-lnosys] ==> lib [nosys] - arg [--end-group] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o] ==> ignore - collapse library dir [/usr/lib/gcc/arm-none-eabi/7.3.1] ==> [/usr/lib/gcc/arm-none-eabi/7.3.1] - collapse library dir [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] ==> [/usr/lib/arm-none-eabi/lib] - implicit libs: [gcc;c;gcc;c;nosys] - implicit dirs: [/usr/lib/gcc/arm-none-eabi/7.3.1;/usr/lib/arm-none-eabi/lib] - implicit fwks: [] - - - - -Detecting C [-std=c11] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_f756e/fast" -/usr/bin/make -f CMakeFiles/cmTC_f756e.dir/build.make CMakeFiles/cmTC_f756e.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_f756e.dir/feature_tests.c.o -/usr/bin/arm-none-eabi-gcc -std=c11 -o CMakeFiles/cmTC_f756e.dir/feature_tests.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.c -Linking C executable cmTC_f756e -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_f756e.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_f756e.dir/feature_tests.c.o -o cmTC_f756e -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - - Feature record: C_FEATURE:1c_function_prototypes - Feature record: C_FEATURE:1c_restrict - Feature record: C_FEATURE:1c_static_assert - Feature record: C_FEATURE:1c_variadic_macros - - -Detecting C [-std=c99] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_36c60/fast" -/usr/bin/make -f CMakeFiles/cmTC_36c60.dir/build.make CMakeFiles/cmTC_36c60.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_36c60.dir/feature_tests.c.o -/usr/bin/arm-none-eabi-gcc -std=c99 -o CMakeFiles/cmTC_36c60.dir/feature_tests.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.c -Linking C executable cmTC_36c60 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_36c60.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_36c60.dir/feature_tests.c.o -o cmTC_36c60 -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - - Feature record: C_FEATURE:1c_function_prototypes - Feature record: C_FEATURE:1c_restrict - Feature record: C_FEATURE:0c_static_assert - Feature record: C_FEATURE:1c_variadic_macros - - -Detecting C [-std=c90] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_7ffd1/fast" -/usr/bin/make -f CMakeFiles/cmTC_7ffd1.dir/build.make CMakeFiles/cmTC_7ffd1.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building C object CMakeFiles/cmTC_7ffd1.dir/feature_tests.c.o -/usr/bin/arm-none-eabi-gcc -std=c90 -o CMakeFiles/cmTC_7ffd1.dir/feature_tests.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.c -Linking C executable cmTC_7ffd1 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_7ffd1.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-gcc --specs=nosys.specs CMakeFiles/cmTC_7ffd1.dir/feature_tests.c.o -o cmTC_7ffd1 -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - - Feature record: C_FEATURE:1c_function_prototypes - Feature record: C_FEATURE:0c_restrict - Feature record: C_FEATURE:0c_static_assert - Feature record: C_FEATURE:0c_variadic_macros -Determining if the CXX compiler works passed with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_e2d64/fast" -/usr/bin/make -f CMakeFiles/cmTC_e2d64.dir/build.make CMakeFiles/cmTC_e2d64.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_e2d64.dir/testCXXCompiler.cxx.o -/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_e2d64.dir/testCXXCompiler.cxx.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp/testCXXCompiler.cxx -Linking CXX executable cmTC_e2d64 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_e2d64.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_e2d64.dir/testCXXCompiler.cxx.o -o cmTC_e2d64 -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - -Detecting CXX compiler ABI info compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_1a30a/fast" -/usr/bin/make -f CMakeFiles/cmTC_1a30a.dir/build.make CMakeFiles/cmTC_1a30a.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o -/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o -c /usr/share/cmake-3.13/Modules/CMakeCXXCompilerABI.cpp -Linking CXX executable cmTC_1a30a -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_1a30a.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -v CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o -o cmTC_1a30a -Using built-in specs. -Reading specs from /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/nosys.specs -rename spec link_gcc_c_sequence to nosys_link_gcc_c_sequence -COLLECT_GCC=/usr/bin/arm-none-eabi-g++ -COLLECT_LTO_WRAPPER=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -Target: arm-none-eabi -Configured with: ../configure --build=x86_64-linux-gnu --prefix=/usr --includedir='/usr/lib/include' --mandir='/usr/lib/share/man' --infodir='/usr/lib/share/info' --sysconfdir=/etc --localstatedir=/var --disable-silent-rules --libdir='/usr/lib/lib/x86_64-linux-gnu' --libexecdir='/usr/lib/lib/x86_64-linux-gnu' --disable-maintainer-mode --disable-dependency-tracking --mandir=/usr/share/man --enable-languages=c,c++,lto --enable-multilib --disable-decimal-float --disable-libffi --disable-libgomp --disable-libmudflap --disable-libquadmath --disable-libssp --disable-libstdcxx-pch --disable-nls --disable-shared --disable-threads --disable-tls --build=x86_64-linux-gnu --target=arm-none-eabi --with-system-zlib --with-gnu-as --with-gnu-ld --with-pkgversion=15:7-2018-q2-6 --without-included-gettext --prefix=/usr/lib --infodir=/usr/share/doc/gcc-arm-none-eabi/info --htmldir=/usr/share/doc/gcc-arm-none-eabi/html --pdfdir=/usr/share/doc/gcc-arm-none-eabi/pdf --bindir=/usr/bin --libexecdir=/usr/lib --libdir=/usr/lib --disable-libstdc++-v3 --host=x86_64-linux-gnu --with-headers=no --without-newlib --with-multilib-list=rmprofile CFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' CPPFLAGS='-Wdate-time -D_FORTIFY_SOURCE=2' CXXFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' FCFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' FFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' GCJFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' LDFLAGS=-Wl,-z,relro OBJCFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' OBJCXXFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' INHIBIT_LIBC_CFLAGS=-DUSE_TM_CLONE_REGISTRY=0 AR_FOR_TARGET=arm-none-eabi-ar AS_FOR_TARGET=arm-none-eabi-as LD_FOR_TARGET=arm-none-eabi-ld NM_FOR_TARGET=arm-none-eabi-nm OBJDUMP_FOR_TARGET=arm-none-eabi-objdump RANLIB_FOR_TARGET=arm-none-eabi-ranlib READELF_FOR_TARGET=arm-none-eabi-readelf STRIP_FOR_TARGET=arm-none-eabi-strip -Thread model: single -gcc version 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (15:7-2018-q2-6) -COMPILER_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/ -LIBRARY_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/ -COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_1a30a' - /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/ccCmmMlv.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_1a30a /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o -lstdc++ -lm --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o -COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_1a30a' -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - -Parsed CXX implicit link information from above output: - link line regex: [^( *|.*[/\])(arm-none-eabi-ld|CMAKE_LINK_STARTFILE-NOTFOUND|([^/\]+-)?ld|collect2)[^/\]*( |$)] - ignore line: [Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp] - ignore line: [] - ignore line: [Run Build Command:"/usr/bin/make" "cmTC_1a30a/fast"] - ignore line: [/usr/bin/make -f CMakeFiles/cmTC_1a30a.dir/build.make CMakeFiles/cmTC_1a30a.dir/build] - ignore line: [make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp'] - ignore line: [Building CXX object CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o] - ignore line: [/usr/bin/arm-none-eabi-g++ -o CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o -c /usr/share/cmake-3.13/Modules/CMakeCXXCompilerABI.cpp] - ignore line: [Linking CXX executable cmTC_1a30a] - ignore line: [/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_1a30a.dir/link.txt --verbose=1] - ignore line: [/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -v CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o -o cmTC_1a30a ] - ignore line: [Using built-in specs.] - ignore line: [Reading specs from /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/nosys.specs] - ignore line: [rename spec link_gcc_c_sequence to nosys_link_gcc_c_sequence] - ignore line: [COLLECT_GCC=/usr/bin/arm-none-eabi-g++] - ignore line: [COLLECT_LTO_WRAPPER=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper] - ignore line: [Target: arm-none-eabi] - ignore line: [Configured with: ../configure --build=x86_64-linux-gnu --prefix=/usr --includedir='/usr/lib/include' --mandir='/usr/lib/share/man' --infodir='/usr/lib/share/info' --sysconfdir=/etc --localstatedir=/var --disable-silent-rules --libdir='/usr/lib/lib/x86_64-linux-gnu' --libexecdir='/usr/lib/lib/x86_64-linux-gnu' --disable-maintainer-mode --disable-dependency-tracking --mandir=/usr/share/man --enable-languages=c,c++,lto --enable-multilib --disable-decimal-float --disable-libffi --disable-libgomp --disable-libmudflap --disable-libquadmath --disable-libssp --disable-libstdcxx-pch --disable-nls --disable-shared --disable-threads --disable-tls --build=x86_64-linux-gnu --target=arm-none-eabi --with-system-zlib --with-gnu-as --with-gnu-ld --with-pkgversion=15:7-2018-q2-6 --without-included-gettext --prefix=/usr/lib --infodir=/usr/share/doc/gcc-arm-none-eabi/info --htmldir=/usr/share/doc/gcc-arm-none-eabi/html --pdfdir=/usr/share/doc/gcc-arm-none-eabi/pdf --bindir=/usr/bin --libexecdir=/usr/lib --libdir=/usr/lib --disable-libstdc++-v3 --host=x86_64-linux-gnu --with-headers=no --without-newlib --with-multilib-list=rmprofile CFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' CPPFLAGS='-Wdate-time -D_FORTIFY_SOURCE=2' CXXFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' FCFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' FFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' GCJFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' LDFLAGS=-Wl,-z,relro OBJCFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' OBJCXXFLAGS='-g -O2 -fdebug-prefix-map=/tmp/building/package=. -fstack-protector-strong' INHIBIT_LIBC_CFLAGS=-DUSE_TM_CLONE_REGISTRY=0 AR_FOR_TARGET=arm-none-eabi-ar AS_FOR_TARGET=arm-none-eabi-as LD_FOR_TARGET=arm-none-eabi-ld NM_FOR_TARGET=arm-none-eabi-nm OBJDUMP_FOR_TARGET=arm-none-eabi-objdump RANLIB_FOR_TARGET=arm-none-eabi-ranlib READELF_FOR_TARGET=arm-none-eabi-readelf STRIP_FOR_TARGET=arm-none-eabi-strip] - ignore line: [Thread model: single] - ignore line: [gcc version 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (15:7-2018-q2-6) ] - ignore line: [COMPILER_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/] - ignore line: [LIBRARY_PATH=/usr/lib/gcc/arm-none-eabi/7.3.1/:/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/] - ignore line: [COLLECT_GCC_OPTIONS='-specs=nosys.specs' '-v' '-o' 'cmTC_1a30a'] - link line: [ /usr/lib/gcc/arm-none-eabi/7.3.1/collect2 -plugin /usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so -plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper -plugin-opt=-fresolution=/tmp/ccCmmMlv.res -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lnosys -X -o cmTC_1a30a /usr/lib/gcc/arm-none-eabi/7.3.1/crti.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o -L/usr/lib/gcc/arm-none-eabi/7.3.1 -L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o -lstdc++ -lm --start-group -lgcc -lc --end-group --start-group -lgcc -lc -lnosys --end-group /usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o /usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o] - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/collect2] ==> ignore - arg [-plugin] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/liblto_plugin.so] ==> ignore - arg [-plugin-opt=/usr/lib/gcc/arm-none-eabi/7.3.1/lto-wrapper] ==> ignore - arg [-plugin-opt=-fresolution=/tmp/ccCmmMlv.res] ==> ignore - arg [-plugin-opt=-pass-through=-lgcc] ==> ignore - arg [-plugin-opt=-pass-through=-lc] ==> ignore - arg [-plugin-opt=-pass-through=-lgcc] ==> ignore - arg [-plugin-opt=-pass-through=-lc] ==> ignore - arg [-plugin-opt=-pass-through=-lnosys] ==> ignore - arg [-X] ==> ignore - arg [-o] ==> ignore - arg [cmTC_1a30a] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crti.o] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crtbegin.o] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/crt0.o] ==> ignore - arg [-L/usr/lib/gcc/arm-none-eabi/7.3.1] ==> dir [/usr/lib/gcc/arm-none-eabi/7.3.1] - arg [-L/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] ==> dir [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] - arg [CMakeFiles/cmTC_1a30a.dir/CMakeCXXCompilerABI.cpp.o] ==> ignore - arg [-lstdc++] ==> lib [stdc++] - arg [-lm] ==> lib [m] - arg [--start-group] ==> ignore - arg [-lgcc] ==> lib [gcc] - arg [-lc] ==> lib [c] - arg [--end-group] ==> ignore - arg [--start-group] ==> ignore - arg [-lgcc] ==> lib [gcc] - arg [-lc] ==> lib [c] - arg [-lnosys] ==> lib [nosys] - arg [--end-group] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crtend.o] ==> ignore - arg [/usr/lib/gcc/arm-none-eabi/7.3.1/crtn.o] ==> ignore - collapse library dir [/usr/lib/gcc/arm-none-eabi/7.3.1] ==> [/usr/lib/gcc/arm-none-eabi/7.3.1] - collapse library dir [/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib] ==> [/usr/lib/arm-none-eabi/lib] - implicit libs: [stdc++;m;gcc;c;gcc;c;nosys] - implicit dirs: [/usr/lib/gcc/arm-none-eabi/7.3.1;/usr/lib/arm-none-eabi/lib] - implicit fwks: [] - - - - -Detecting CXX [-std=c++1z] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_7ec2e/fast" -/usr/bin/make -f CMakeFiles/cmTC_7ec2e.dir/build.make CMakeFiles/cmTC_7ec2e.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_7ec2e.dir/feature_tests.cxx.o -/usr/bin/arm-none-eabi-g++ -std=c++1z -o CMakeFiles/cmTC_7ec2e.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.cxx -Linking CXX executable cmTC_7ec2e -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_7ec2e.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_7ec2e.dir/feature_tests.cxx.o -o cmTC_7ec2e -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - - Feature record: CXX_FEATURE:1cxx_aggregate_default_initializers - Feature record: CXX_FEATURE:1cxx_alias_templates - Feature record: CXX_FEATURE:1cxx_alignas - Feature record: CXX_FEATURE:1cxx_alignof - Feature record: CXX_FEATURE:1cxx_attributes - Feature record: CXX_FEATURE:1cxx_attribute_deprecated - Feature record: CXX_FEATURE:1cxx_auto_type - Feature record: CXX_FEATURE:1cxx_binary_literals - Feature record: CXX_FEATURE:1cxx_constexpr - Feature record: CXX_FEATURE:1cxx_contextual_conversions - Feature record: CXX_FEATURE:1cxx_decltype - Feature record: CXX_FEATURE:1cxx_decltype_auto - Feature record: CXX_FEATURE:1cxx_decltype_incomplete_return_types - Feature record: CXX_FEATURE:1cxx_default_function_template_args - Feature record: CXX_FEATURE:1cxx_defaulted_functions - Feature record: CXX_FEATURE:1cxx_defaulted_move_initializers - Feature record: CXX_FEATURE:1cxx_delegating_constructors - Feature record: CXX_FEATURE:1cxx_deleted_functions - Feature record: CXX_FEATURE:1cxx_digit_separators - Feature record: CXX_FEATURE:1cxx_enum_forward_declarations - Feature record: CXX_FEATURE:1cxx_explicit_conversions - Feature record: CXX_FEATURE:1cxx_extended_friend_declarations - Feature record: CXX_FEATURE:1cxx_extern_templates - Feature record: CXX_FEATURE:1cxx_final - Feature record: CXX_FEATURE:1cxx_func_identifier - Feature record: CXX_FEATURE:1cxx_generalized_initializers - Feature record: CXX_FEATURE:1cxx_generic_lambdas - Feature record: CXX_FEATURE:1cxx_inheriting_constructors - Feature record: CXX_FEATURE:1cxx_inline_namespaces - Feature record: CXX_FEATURE:1cxx_lambdas - Feature record: CXX_FEATURE:1cxx_lambda_init_captures - Feature record: CXX_FEATURE:1cxx_local_type_template_args - Feature record: CXX_FEATURE:1cxx_long_long_type - Feature record: CXX_FEATURE:1cxx_noexcept - Feature record: CXX_FEATURE:1cxx_nonstatic_member_init - Feature record: CXX_FEATURE:1cxx_nullptr - Feature record: CXX_FEATURE:1cxx_override - Feature record: CXX_FEATURE:1cxx_range_for - Feature record: CXX_FEATURE:1cxx_raw_string_literals - Feature record: CXX_FEATURE:1cxx_reference_qualified_functions - Feature record: CXX_FEATURE:1cxx_relaxed_constexpr - Feature record: CXX_FEATURE:1cxx_return_type_deduction - Feature record: CXX_FEATURE:1cxx_right_angle_brackets - Feature record: CXX_FEATURE:1cxx_rvalue_references - Feature record: CXX_FEATURE:1cxx_sizeof_member - Feature record: CXX_FEATURE:1cxx_static_assert - Feature record: CXX_FEATURE:1cxx_strong_enums - Feature record: CXX_FEATURE:1cxx_template_template_parameters - Feature record: CXX_FEATURE:1cxx_thread_local - Feature record: CXX_FEATURE:1cxx_trailing_return_types - Feature record: CXX_FEATURE:1cxx_unicode_literals - Feature record: CXX_FEATURE:1cxx_uniform_initialization - Feature record: CXX_FEATURE:1cxx_unrestricted_unions - Feature record: CXX_FEATURE:1cxx_user_literals - Feature record: CXX_FEATURE:1cxx_variable_templates - Feature record: CXX_FEATURE:1cxx_variadic_macros - Feature record: CXX_FEATURE:1cxx_variadic_templates - - -Detecting CXX [-std=c++14] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_f37ce/fast" -/usr/bin/make -f CMakeFiles/cmTC_f37ce.dir/build.make CMakeFiles/cmTC_f37ce.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_f37ce.dir/feature_tests.cxx.o -/usr/bin/arm-none-eabi-g++ -std=c++14 -o CMakeFiles/cmTC_f37ce.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.cxx -Linking CXX executable cmTC_f37ce -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_f37ce.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_f37ce.dir/feature_tests.cxx.o -o cmTC_f37ce -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - - Feature record: CXX_FEATURE:1cxx_aggregate_default_initializers - Feature record: CXX_FEATURE:1cxx_alias_templates - Feature record: CXX_FEATURE:1cxx_alignas - Feature record: CXX_FEATURE:1cxx_alignof - Feature record: CXX_FEATURE:1cxx_attributes - Feature record: CXX_FEATURE:1cxx_attribute_deprecated - Feature record: CXX_FEATURE:1cxx_auto_type - Feature record: CXX_FEATURE:1cxx_binary_literals - Feature record: CXX_FEATURE:1cxx_constexpr - Feature record: CXX_FEATURE:1cxx_contextual_conversions - Feature record: CXX_FEATURE:1cxx_decltype - Feature record: CXX_FEATURE:1cxx_decltype_auto - Feature record: CXX_FEATURE:1cxx_decltype_incomplete_return_types - Feature record: CXX_FEATURE:1cxx_default_function_template_args - Feature record: CXX_FEATURE:1cxx_defaulted_functions - Feature record: CXX_FEATURE:1cxx_defaulted_move_initializers - Feature record: CXX_FEATURE:1cxx_delegating_constructors - Feature record: CXX_FEATURE:1cxx_deleted_functions - Feature record: CXX_FEATURE:1cxx_digit_separators - Feature record: CXX_FEATURE:1cxx_enum_forward_declarations - Feature record: CXX_FEATURE:1cxx_explicit_conversions - Feature record: CXX_FEATURE:1cxx_extended_friend_declarations - Feature record: CXX_FEATURE:1cxx_extern_templates - Feature record: CXX_FEATURE:1cxx_final - Feature record: CXX_FEATURE:1cxx_func_identifier - Feature record: CXX_FEATURE:1cxx_generalized_initializers - Feature record: CXX_FEATURE:1cxx_generic_lambdas - Feature record: CXX_FEATURE:1cxx_inheriting_constructors - Feature record: CXX_FEATURE:1cxx_inline_namespaces - Feature record: CXX_FEATURE:1cxx_lambdas - Feature record: CXX_FEATURE:1cxx_lambda_init_captures - Feature record: CXX_FEATURE:1cxx_local_type_template_args - Feature record: CXX_FEATURE:1cxx_long_long_type - Feature record: CXX_FEATURE:1cxx_noexcept - Feature record: CXX_FEATURE:1cxx_nonstatic_member_init - Feature record: CXX_FEATURE:1cxx_nullptr - Feature record: CXX_FEATURE:1cxx_override - Feature record: CXX_FEATURE:1cxx_range_for - Feature record: CXX_FEATURE:1cxx_raw_string_literals - Feature record: CXX_FEATURE:1cxx_reference_qualified_functions - Feature record: CXX_FEATURE:1cxx_relaxed_constexpr - Feature record: CXX_FEATURE:1cxx_return_type_deduction - Feature record: CXX_FEATURE:1cxx_right_angle_brackets - Feature record: CXX_FEATURE:1cxx_rvalue_references - Feature record: CXX_FEATURE:1cxx_sizeof_member - Feature record: CXX_FEATURE:1cxx_static_assert - Feature record: CXX_FEATURE:1cxx_strong_enums - Feature record: CXX_FEATURE:1cxx_template_template_parameters - Feature record: CXX_FEATURE:1cxx_thread_local - Feature record: CXX_FEATURE:1cxx_trailing_return_types - Feature record: CXX_FEATURE:1cxx_unicode_literals - Feature record: CXX_FEATURE:1cxx_uniform_initialization - Feature record: CXX_FEATURE:1cxx_unrestricted_unions - Feature record: CXX_FEATURE:1cxx_user_literals - Feature record: CXX_FEATURE:1cxx_variable_templates - Feature record: CXX_FEATURE:1cxx_variadic_macros - Feature record: CXX_FEATURE:1cxx_variadic_templates - - -Detecting CXX [-std=c++11] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_6c44f/fast" -/usr/bin/make -f CMakeFiles/cmTC_6c44f.dir/build.make CMakeFiles/cmTC_6c44f.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_6c44f.dir/feature_tests.cxx.o -/usr/bin/arm-none-eabi-g++ -std=c++11 -o CMakeFiles/cmTC_6c44f.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.cxx -Linking CXX executable cmTC_6c44f -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_6c44f.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_6c44f.dir/feature_tests.cxx.o -o cmTC_6c44f -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - - Feature record: CXX_FEATURE:0cxx_aggregate_default_initializers - Feature record: CXX_FEATURE:1cxx_alias_templates - Feature record: CXX_FEATURE:1cxx_alignas - Feature record: CXX_FEATURE:1cxx_alignof - Feature record: CXX_FEATURE:1cxx_attributes - Feature record: CXX_FEATURE:0cxx_attribute_deprecated - Feature record: CXX_FEATURE:1cxx_auto_type - Feature record: CXX_FEATURE:0cxx_binary_literals - Feature record: CXX_FEATURE:1cxx_constexpr - Feature record: CXX_FEATURE:0cxx_contextual_conversions - Feature record: CXX_FEATURE:1cxx_decltype - Feature record: CXX_FEATURE:0cxx_decltype_auto - Feature record: CXX_FEATURE:1cxx_decltype_incomplete_return_types - Feature record: CXX_FEATURE:1cxx_default_function_template_args - Feature record: CXX_FEATURE:1cxx_defaulted_functions - Feature record: CXX_FEATURE:1cxx_defaulted_move_initializers - Feature record: CXX_FEATURE:1cxx_delegating_constructors - Feature record: CXX_FEATURE:1cxx_deleted_functions - Feature record: CXX_FEATURE:0cxx_digit_separators - Feature record: CXX_FEATURE:1cxx_enum_forward_declarations - Feature record: CXX_FEATURE:1cxx_explicit_conversions - Feature record: CXX_FEATURE:1cxx_extended_friend_declarations - Feature record: CXX_FEATURE:1cxx_extern_templates - Feature record: CXX_FEATURE:1cxx_final - Feature record: CXX_FEATURE:1cxx_func_identifier - Feature record: CXX_FEATURE:1cxx_generalized_initializers - Feature record: CXX_FEATURE:0cxx_generic_lambdas - Feature record: CXX_FEATURE:1cxx_inheriting_constructors - Feature record: CXX_FEATURE:1cxx_inline_namespaces - Feature record: CXX_FEATURE:1cxx_lambdas - Feature record: CXX_FEATURE:0cxx_lambda_init_captures - Feature record: CXX_FEATURE:1cxx_local_type_template_args - Feature record: CXX_FEATURE:1cxx_long_long_type - Feature record: CXX_FEATURE:1cxx_noexcept - Feature record: CXX_FEATURE:1cxx_nonstatic_member_init - Feature record: CXX_FEATURE:1cxx_nullptr - Feature record: CXX_FEATURE:1cxx_override - Feature record: CXX_FEATURE:1cxx_range_for - Feature record: CXX_FEATURE:1cxx_raw_string_literals - Feature record: CXX_FEATURE:1cxx_reference_qualified_functions - Feature record: CXX_FEATURE:0cxx_relaxed_constexpr - Feature record: CXX_FEATURE:0cxx_return_type_deduction - Feature record: CXX_FEATURE:1cxx_right_angle_brackets - Feature record: CXX_FEATURE:1cxx_rvalue_references - Feature record: CXX_FEATURE:1cxx_sizeof_member - Feature record: CXX_FEATURE:1cxx_static_assert - Feature record: CXX_FEATURE:1cxx_strong_enums - Feature record: CXX_FEATURE:1cxx_template_template_parameters - Feature record: CXX_FEATURE:1cxx_thread_local - Feature record: CXX_FEATURE:1cxx_trailing_return_types - Feature record: CXX_FEATURE:1cxx_unicode_literals - Feature record: CXX_FEATURE:1cxx_uniform_initialization - Feature record: CXX_FEATURE:1cxx_unrestricted_unions - Feature record: CXX_FEATURE:1cxx_user_literals - Feature record: CXX_FEATURE:0cxx_variable_templates - Feature record: CXX_FEATURE:1cxx_variadic_macros - Feature record: CXX_FEATURE:1cxx_variadic_templates - - -Detecting CXX [-std=c++98] compiler features compiled with the following output: -Change Dir: /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp - -Run Build Command:"/usr/bin/make" "cmTC_c9720/fast" -/usr/bin/make -f CMakeFiles/cmTC_c9720.dir/build.make CMakeFiles/cmTC_c9720.dir/build -make[1]: Entering directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' -Building CXX object CMakeFiles/cmTC_c9720.dir/feature_tests.cxx.o -/usr/bin/arm-none-eabi-g++ -std=c++98 -o CMakeFiles/cmTC_c9720.dir/feature_tests.cxx.o -c /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/feature_tests.cxx -Linking CXX executable cmTC_c9720 -/usr/bin/cmake -E cmake_link_script CMakeFiles/cmTC_c9720.dir/link.txt --verbose=1 -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs CMakeFiles/cmTC_c9720.dir/feature_tests.cxx.o -o cmTC_c9720 -make[1]: Leaving directory '/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/CMakeTmp' - - - Feature record: CXX_FEATURE:0cxx_aggregate_default_initializers - Feature record: CXX_FEATURE:0cxx_alias_templates - Feature record: CXX_FEATURE:0cxx_alignas - Feature record: CXX_FEATURE:0cxx_alignof - Feature record: CXX_FEATURE:0cxx_attributes - Feature record: CXX_FEATURE:0cxx_attribute_deprecated - Feature record: CXX_FEATURE:0cxx_auto_type - Feature record: CXX_FEATURE:0cxx_binary_literals - Feature record: CXX_FEATURE:0cxx_constexpr - Feature record: CXX_FEATURE:0cxx_contextual_conversions - Feature record: CXX_FEATURE:0cxx_decltype - Feature record: CXX_FEATURE:0cxx_decltype_auto - Feature record: CXX_FEATURE:0cxx_decltype_incomplete_return_types - Feature record: CXX_FEATURE:0cxx_default_function_template_args - Feature record: CXX_FEATURE:0cxx_defaulted_functions - Feature record: CXX_FEATURE:0cxx_defaulted_move_initializers - Feature record: CXX_FEATURE:0cxx_delegating_constructors - Feature record: CXX_FEATURE:0cxx_deleted_functions - Feature record: CXX_FEATURE:0cxx_digit_separators - Feature record: CXX_FEATURE:0cxx_enum_forward_declarations - Feature record: CXX_FEATURE:0cxx_explicit_conversions - Feature record: CXX_FEATURE:0cxx_extended_friend_declarations - Feature record: CXX_FEATURE:0cxx_extern_templates - Feature record: CXX_FEATURE:0cxx_final - Feature record: CXX_FEATURE:0cxx_func_identifier - Feature record: CXX_FEATURE:0cxx_generalized_initializers - Feature record: CXX_FEATURE:0cxx_generic_lambdas - Feature record: CXX_FEATURE:0cxx_inheriting_constructors - Feature record: CXX_FEATURE:0cxx_inline_namespaces - Feature record: CXX_FEATURE:0cxx_lambdas - Feature record: CXX_FEATURE:0cxx_lambda_init_captures - Feature record: CXX_FEATURE:0cxx_local_type_template_args - Feature record: CXX_FEATURE:0cxx_long_long_type - Feature record: CXX_FEATURE:0cxx_noexcept - Feature record: CXX_FEATURE:0cxx_nonstatic_member_init - Feature record: CXX_FEATURE:0cxx_nullptr - Feature record: CXX_FEATURE:0cxx_override - Feature record: CXX_FEATURE:0cxx_range_for - Feature record: CXX_FEATURE:0cxx_raw_string_literals - Feature record: CXX_FEATURE:0cxx_reference_qualified_functions - Feature record: CXX_FEATURE:0cxx_relaxed_constexpr - Feature record: CXX_FEATURE:0cxx_return_type_deduction - Feature record: CXX_FEATURE:0cxx_right_angle_brackets - Feature record: CXX_FEATURE:0cxx_rvalue_references - Feature record: CXX_FEATURE:0cxx_sizeof_member - Feature record: CXX_FEATURE:0cxx_static_assert - Feature record: CXX_FEATURE:0cxx_strong_enums - Feature record: CXX_FEATURE:1cxx_template_template_parameters - Feature record: CXX_FEATURE:0cxx_thread_local - Feature record: CXX_FEATURE:0cxx_trailing_return_types - Feature record: CXX_FEATURE:0cxx_unicode_literals - Feature record: CXX_FEATURE:0cxx_uniform_initialization - Feature record: CXX_FEATURE:0cxx_unrestricted_unions - Feature record: CXX_FEATURE:0cxx_user_literals - Feature record: CXX_FEATURE:0cxx_variable_templates - Feature record: CXX_FEATURE:0cxx_variadic_macros - Feature record: CXX_FEATURE:0cxx_variadic_templates diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/Makefile.cmake b/bsl/cmakeLowLayer/build/CMakeFiles/Makefile.cmake deleted file mode 100644 index f1ff69b..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/Makefile.cmake +++ /dev/null @@ -1,136 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# The generator used is: -set(CMAKE_DEPENDS_GENERATOR "Unix Makefiles") - -# The top level Makefile was generated from the following files: -set(CMAKE_MAKEFILE_DEPENDS - "CMakeCache.txt" - "../CMakeLists.txt" - "../Drivers/CMakeLists.txt" - "../Src/CMakeLists.txt" - "CMakeFiles/3.13.4/CMakeASMCompiler.cmake" - "CMakeFiles/3.13.4/CMakeCCompiler.cmake" - "CMakeFiles/3.13.4/CMakeCXXCompiler.cmake" - "CMakeFiles/3.13.4/CMakeSystem.cmake" - "CMakeFiles/feature_tests.c" - "CMakeFiles/feature_tests.cxx" - "../startup/CMakeLists.txt" - "/usr/share/cmake-3.13/Modules/CMakeASMCompiler.cmake.in" - "/usr/share/cmake-3.13/Modules/CMakeASMInformation.cmake" - "/usr/share/cmake-3.13/Modules/CMakeCCompiler.cmake.in" - "/usr/share/cmake-3.13/Modules/CMakeCCompilerABI.c" - "/usr/share/cmake-3.13/Modules/CMakeCInformation.cmake" - "/usr/share/cmake-3.13/Modules/CMakeCXXCompiler.cmake.in" - "/usr/share/cmake-3.13/Modules/CMakeCXXCompilerABI.cpp" - "/usr/share/cmake-3.13/Modules/CMakeCXXInformation.cmake" - "/usr/share/cmake-3.13/Modules/CMakeCommonLanguageInclude.cmake" - "/usr/share/cmake-3.13/Modules/CMakeCompilerIdDetection.cmake" - "/usr/share/cmake-3.13/Modules/CMakeDetermineASMCompiler.cmake" - "/usr/share/cmake-3.13/Modules/CMakeDetermineCCompiler.cmake" - "/usr/share/cmake-3.13/Modules/CMakeDetermineCXXCompiler.cmake" - "/usr/share/cmake-3.13/Modules/CMakeDetermineCompileFeatures.cmake" - "/usr/share/cmake-3.13/Modules/CMakeDetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/CMakeDetermineCompilerABI.cmake" - "/usr/share/cmake-3.13/Modules/CMakeDetermineCompilerId.cmake" - "/usr/share/cmake-3.13/Modules/CMakeDetermineSystem.cmake" - "/usr/share/cmake-3.13/Modules/CMakeFindBinUtils.cmake" - "/usr/share/cmake-3.13/Modules/CMakeGenericSystem.cmake" - "/usr/share/cmake-3.13/Modules/CMakeInitializeConfigs.cmake" - "/usr/share/cmake-3.13/Modules/CMakeLanguageInformation.cmake" - "/usr/share/cmake-3.13/Modules/CMakeParseImplicitLinkInfo.cmake" - "/usr/share/cmake-3.13/Modules/CMakeSystem.cmake.in" - "/usr/share/cmake-3.13/Modules/CMakeSystemSpecificInformation.cmake" - "/usr/share/cmake-3.13/Modules/CMakeSystemSpecificInitialize.cmake" - "/usr/share/cmake-3.13/Modules/CMakeTestASMCompiler.cmake" - "/usr/share/cmake-3.13/Modules/CMakeTestCCompiler.cmake" - "/usr/share/cmake-3.13/Modules/CMakeTestCXXCompiler.cmake" - "/usr/share/cmake-3.13/Modules/CMakeTestCompilerCommon.cmake" - "/usr/share/cmake-3.13/Modules/CMakeUnixFindMake.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/ADSP-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/ARMCC-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/AppleClang-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Borland-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Bruce-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/CMakeCommonCompilerMacros.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Clang-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Clang-DetermineCompilerInternal.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Comeau-CXX-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Compaq-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Compaq-CXX-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Cray-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Embarcadero-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Fujitsu-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GHS-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU-ASM.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU-C-FeatureTests.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU-C.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU-CXX-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU-CXX-FeatureTests.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU-CXX.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU-FindBinUtils.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/GNU.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/HP-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/HP-CXX-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/IAR-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/IBMCPP-C-DetermineVersionInternal.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/IBMCPP-CXX-DetermineVersionInternal.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Intel-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/MIPSpro-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/MSVC-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/NVIDIA-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/OpenWatcom-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/PGI-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/PathScale-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/SCO-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/SDCC-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/SunPro-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/SunPro-CXX-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/TI-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/TinyCC-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/VisualAge-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/VisualAge-CXX-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/Watcom-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/XL-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/XL-CXX-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/zOS-C-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Compiler/zOS-CXX-DetermineCompiler.cmake" - "/usr/share/cmake-3.13/Modules/Internal/FeatureTesting.cmake" - "/usr/share/cmake-3.13/Modules/Platform/Linux-Determine-CXX.cmake" - "/usr/share/cmake-3.13/Modules/Platform/Linux-GNU-C.cmake" - "/usr/share/cmake-3.13/Modules/Platform/Linux-GNU-CXX.cmake" - "/usr/share/cmake-3.13/Modules/Platform/Linux-GNU.cmake" - "/usr/share/cmake-3.13/Modules/Platform/Linux.cmake" - "/usr/share/cmake-3.13/Modules/Platform/UnixPaths.cmake" - ) - -# The corresponding makefile is: -set(CMAKE_MAKEFILE_OUTPUTS - "Makefile" - "CMakeFiles/cmake.check_cache" - ) - -# Byproducts of CMake generate step: -set(CMAKE_MAKEFILE_PRODUCTS - "CMakeFiles/3.13.4/CMakeSystem.cmake" - "CMakeFiles/3.13.4/CMakeASMCompiler.cmake" - "CMakeFiles/3.13.4/CMakeCCompiler.cmake" - "CMakeFiles/3.13.4/CMakeCXXCompiler.cmake" - "CMakeFiles/3.13.4/CMakeCCompiler.cmake" - "CMakeFiles/3.13.4/CMakeCXXCompiler.cmake" - "CMakeFiles/CMakeDirectoryInformation.cmake" - "Drivers/CMakeFiles/CMakeDirectoryInformation.cmake" - "startup/CMakeFiles/CMakeDirectoryInformation.cmake" - "Src/CMakeFiles/CMakeDirectoryInformation.cmake" - ) - -# Dependency information for all targets: -set(CMAKE_DEPEND_INFO_FILES - "CMakeFiles/cpp_functions.dir/DependInfo.cmake" - "CMakeFiles/refOvenTest.out.dir/DependInfo.cmake" - "Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" - "startup/CMakeFiles/Startup.dir/DependInfo.cmake" - "Src/CMakeFiles/CSources.dir/DependInfo.cmake" - ) diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/Makefile2 b/bsl/cmakeLowLayer/build/CMakeFiles/Makefile2 deleted file mode 100644 index 5bf7076..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/Makefile2 +++ /dev/null @@ -1,319 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Default target executed when no arguments are given to make. -default_target: all - -.PHONY : default_target - -# The main recursive all target -all: - -.PHONY : all - -# The main recursive preinstall target -preinstall: - -.PHONY : preinstall - -# The main recursive clean target -clean: - -.PHONY : clean - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build - -#============================================================================= -# Target rules for target CMakeFiles/cpp_functions.dir - -# All Build rule for target. -CMakeFiles/cpp_functions.dir/all: Drivers/CMakeFiles/Drivers.dir/all -CMakeFiles/cpp_functions.dir/all: Src/CMakeFiles/CSources.dir/all - $(MAKE) -f CMakeFiles/cpp_functions.dir/build.make CMakeFiles/cpp_functions.dir/depend - $(MAKE) -f CMakeFiles/cpp_functions.dir/build.make CMakeFiles/cpp_functions.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=13,14 "Built target cpp_functions" -.PHONY : CMakeFiles/cpp_functions.dir/all - -# Include target in all. -all: CMakeFiles/cpp_functions.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -CMakeFiles/cpp_functions.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 12 - $(MAKE) -f CMakeFiles/Makefile2 CMakeFiles/cpp_functions.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 -.PHONY : CMakeFiles/cpp_functions.dir/rule - -# Convenience name for target. -cpp_functions: CMakeFiles/cpp_functions.dir/rule - -.PHONY : cpp_functions - -# clean rule for target. -CMakeFiles/cpp_functions.dir/clean: - $(MAKE) -f CMakeFiles/cpp_functions.dir/build.make CMakeFiles/cpp_functions.dir/clean -.PHONY : CMakeFiles/cpp_functions.dir/clean - -# clean rule for target. -clean: CMakeFiles/cpp_functions.dir/clean - -.PHONY : clean - -#============================================================================= -# Target rules for target CMakeFiles/refOvenTest.out.dir - -# All Build rule for target. -CMakeFiles/refOvenTest.out.dir/all: CMakeFiles/cpp_functions.dir/all -CMakeFiles/refOvenTest.out.dir/all: Drivers/CMakeFiles/Drivers.dir/all -CMakeFiles/refOvenTest.out.dir/all: startup/CMakeFiles/Startup.dir/all -CMakeFiles/refOvenTest.out.dir/all: Src/CMakeFiles/CSources.dir/all - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/depend - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=15,16 "Built target refOvenTest.out" -.PHONY : CMakeFiles/refOvenTest.out.dir/all - -# Include target in all. -all: CMakeFiles/refOvenTest.out.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -CMakeFiles/refOvenTest.out.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 16 - $(MAKE) -f CMakeFiles/Makefile2 CMakeFiles/refOvenTest.out.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 -.PHONY : CMakeFiles/refOvenTest.out.dir/rule - -# Convenience name for target. -refOvenTest.out: CMakeFiles/refOvenTest.out.dir/rule - -.PHONY : refOvenTest.out - -# clean rule for target. -CMakeFiles/refOvenTest.out.dir/clean: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/clean -.PHONY : CMakeFiles/refOvenTest.out.dir/clean - -# clean rule for target. -clean: CMakeFiles/refOvenTest.out.dir/clean - -.PHONY : clean - -#============================================================================= -# Directory level rules for directory Drivers - -# Convenience name for "all" pass in the directory. -Drivers/all: Drivers/CMakeFiles/Drivers.dir/all - -.PHONY : Drivers/all - -# Convenience name for "clean" pass in the directory. -Drivers/clean: Drivers/CMakeFiles/Drivers.dir/clean - -.PHONY : Drivers/clean - -# Convenience name for "preinstall" pass in the directory. -Drivers/preinstall: - -.PHONY : Drivers/preinstall - -#============================================================================= -# Target rules for target Drivers/CMakeFiles/Drivers.dir - -# All Build rule for target. -Drivers/CMakeFiles/Drivers.dir/all: - $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/depend - $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=5,6,7,8,9,10 "Built target Drivers" -.PHONY : Drivers/CMakeFiles/Drivers.dir/all - -# Include target in all. -all: Drivers/CMakeFiles/Drivers.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -Drivers/CMakeFiles/Drivers.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 6 - $(MAKE) -f CMakeFiles/Makefile2 Drivers/CMakeFiles/Drivers.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 -.PHONY : Drivers/CMakeFiles/Drivers.dir/rule - -# Convenience name for target. -Drivers: Drivers/CMakeFiles/Drivers.dir/rule - -.PHONY : Drivers - -# clean rule for target. -Drivers/CMakeFiles/Drivers.dir/clean: - $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/clean -.PHONY : Drivers/CMakeFiles/Drivers.dir/clean - -# clean rule for target. -clean: Drivers/CMakeFiles/Drivers.dir/clean - -.PHONY : clean - -#============================================================================= -# Directory level rules for directory startup - -# Convenience name for "all" pass in the directory. -startup/all: startup/CMakeFiles/Startup.dir/all - -.PHONY : startup/all - -# Convenience name for "clean" pass in the directory. -startup/clean: startup/CMakeFiles/Startup.dir/clean - -.PHONY : startup/clean - -# Convenience name for "preinstall" pass in the directory. -startup/preinstall: - -.PHONY : startup/preinstall - -#============================================================================= -# Target rules for target startup/CMakeFiles/Startup.dir - -# All Build rule for target. -startup/CMakeFiles/Startup.dir/all: - $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/depend - $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=11,12 "Built target Startup" -.PHONY : startup/CMakeFiles/Startup.dir/all - -# Include target in all. -all: startup/CMakeFiles/Startup.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -startup/CMakeFiles/Startup.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 2 - $(MAKE) -f CMakeFiles/Makefile2 startup/CMakeFiles/Startup.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 -.PHONY : startup/CMakeFiles/Startup.dir/rule - -# Convenience name for target. -Startup: startup/CMakeFiles/Startup.dir/rule - -.PHONY : Startup - -# clean rule for target. -startup/CMakeFiles/Startup.dir/clean: - $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/clean -.PHONY : startup/CMakeFiles/Startup.dir/clean - -# clean rule for target. -clean: startup/CMakeFiles/Startup.dir/clean - -.PHONY : clean - -#============================================================================= -# Directory level rules for directory Src - -# Convenience name for "all" pass in the directory. -Src/all: Src/CMakeFiles/CSources.dir/all - -.PHONY : Src/all - -# Convenience name for "clean" pass in the directory. -Src/clean: Src/CMakeFiles/CSources.dir/clean - -.PHONY : Src/clean - -# Convenience name for "preinstall" pass in the directory. -Src/preinstall: - -.PHONY : Src/preinstall - -#============================================================================= -# Target rules for target Src/CMakeFiles/CSources.dir - -# All Build rule for target. -Src/CMakeFiles/CSources.dir/all: Drivers/CMakeFiles/Drivers.dir/all - $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/depend - $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=1,2,3,4 "Built target CSources" -.PHONY : Src/CMakeFiles/CSources.dir/all - -# Include target in all. -all: Src/CMakeFiles/CSources.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -Src/CMakeFiles/CSources.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 10 - $(MAKE) -f CMakeFiles/Makefile2 Src/CMakeFiles/CSources.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 -.PHONY : Src/CMakeFiles/CSources.dir/rule - -# Convenience name for target. -CSources: Src/CMakeFiles/CSources.dir/rule - -.PHONY : CSources - -# clean rule for target. -Src/CMakeFiles/CSources.dir/clean: - $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/clean -.PHONY : Src/CMakeFiles/CSources.dir/clean - -# clean rule for target. -clean: Src/CMakeFiles/CSources.dir/clean - -.PHONY : clean - -#============================================================================= -# Special targets to cleanup operation of make. - -# Special rule to run CMake to check the build system integrity. -# No rule that depends on this can have commands that come from listfiles -# because they might be regenerated. -cmake_check_build_system: - $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 -.PHONY : cmake_check_build_system - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/TargetDirectories.txt b/bsl/cmakeLowLayer/build/CMakeFiles/TargetDirectories.txt deleted file mode 100644 index 8a0968f..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/TargetDirectories.txt +++ /dev/null @@ -1,13 +0,0 @@ -/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/rebuild_cache.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/edit_cache.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/rebuild_cache.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/edit_cache.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/startup/CMakeFiles/rebuild_cache.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/startup/CMakeFiles/edit_cache.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/rebuild_cache.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir -/home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/edit_cache.dir diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/CXX.includecache b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/CXX.includecache deleted file mode 100644 index f58729a..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/CXX.includecache +++ /dev/null @@ -1,168 +0,0 @@ -#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) - -#IncludeRegexScan: ^.*$ - -#IncludeRegexComplain: ^$ - -#IncludeRegexTransform: - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -core_cm0.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h -system_stm32f0xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -stdint.h -- - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -stm32f030x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h -stm32f030x8.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h -stm32f031x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h -stm32f038xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h -stm32f042x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -stm32f048xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h -stm32f051x8.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h -stm32f058xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h -stm32f070x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h -stm32f070xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h -stm32f071xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h -stm32f072xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h -stm32f078xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h -stm32f091xc.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h -stm32f098xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h -stm32f030xc.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h -stm32f0xx_hal.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - -../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - -../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -arm_compat.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -stdint.h -- -cmsis_armcc.h -../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -cmsis_armclang.h -../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -cmsis_gcc.h -../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -cmsis_iccarm.h -- -cmsis_ccs.h -- -cmsis_csm.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - -../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -iccarm_builtin.h -../Src/../Drivers/CMSIS/Include/iccarm_builtin.h -intrinsics.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_version.h - -../Src/../Drivers/CMSIS/Include/core_cm0.h -stdint.h -- -cmsis_version.h -../Src/../Drivers/CMSIS/Include/cmsis_version.h -cmsis_compiler.h -../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Inc/main.h -stm32f0xx_ll_crs.h -../Src/../Inc/stm32f0xx_ll_crs.h -stm32f0xx_ll_rcc.h -../Src/../Inc/stm32f0xx_ll_rcc.h -stm32f0xx_ll_bus.h -../Src/../Inc/stm32f0xx_ll_bus.h -stm32f0xx_ll_system.h -../Src/../Inc/stm32f0xx_ll_system.h -stm32f0xx_ll_exti.h -../Src/../Inc/stm32f0xx_ll_exti.h -stm32f0xx_ll_cortex.h -../Src/../Inc/stm32f0xx_ll_cortex.h -stm32f0xx_ll_utils.h -../Src/../Inc/stm32f0xx_ll_utils.h -stm32f0xx_ll_pwr.h -../Src/../Inc/stm32f0xx_ll_pwr.h -stm32f0xx_ll_dma.h -../Src/../Inc/stm32f0xx_ll_dma.h -stm32f0xx_ll_gpio.h -../Src/../Inc/stm32f0xx_ll_gpio.h -stm32_assert.h -../Src/../Inc/stm32_assert.h - -../Src/../Inc/stm32_assert.h - -/home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.cpp -transfer.h -/home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.h - -/home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.h -main.h -/home/key/github/KED/bsl/cmakeLowLayer/cppSrc/main.h - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/DependInfo.cmake b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/DependInfo.cmake deleted file mode 100644 index 66d168f..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/DependInfo.cmake +++ /dev/null @@ -1,47 +0,0 @@ -# The set of languages for which implicit dependencies are needed: -set(CMAKE_DEPENDS_LANGUAGES - "CXX" - ) -# The set of files for implicit dependencies of each language: -set(CMAKE_DEPENDS_CHECK_CXX - "/home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.cpp" "/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o" - ) -set(CMAKE_CXX_COMPILER_ID "GNU") - -# Preprocessor definitions for this target. -set(CMAKE_TARGET_DEFINITIONS_CXX - "DATA_CACHE_ENABLE=0" - "HSE_STARTUP_TIMEOUT=100" - "HSE_VALUE=8000000" - "HSI_VALUE=8000000" - "INSTRUCTION_CACHE_ENABLE=0" - "LSE_STARTUP_TIMEOUT=5000" - "LSE_VALUE=32768" - "LSI_VALUE=40000" - "PREFETCH_ENABLE=1" - "STM32F042x6" - "USE_FULL_LL_DRIVER" - "VDD_VALUE=3300" - ) - -# The include file search paths: -set(CMAKE_CXX_TARGET_INCLUDE_PATH - "../cppSrc" - "../Src/../Inc" - "../Src/../cppSrc" - "../Src/../Drivers/STM32F0xx_HAL_Driver/Inc" - "../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Src/../Drivers/CMSIS/Include" - "../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Drivers/CMSIS/Include" - "../Drivers/STM32F0xx_HAL_Driver/Inc" - ) - -# Targets to which this target links. -set(CMAKE_TARGET_LINKED_INFO_FILES - "/home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake" - "/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" - ) - -# Fortran module output directory. -set(CMAKE_Fortran_TARGET_MODULE_DIR "") diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/build.make b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/build.make deleted file mode 100644 index d88505e..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/build.make +++ /dev/null @@ -1,99 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Delete rule output on recipe failure. -.DELETE_ON_ERROR: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build - -# Include any dependencies generated for this target. -include CMakeFiles/cpp_functions.dir/depend.make - -# Include the progress variables for this target. -include CMakeFiles/cpp_functions.dir/progress.make - -# Include the compile flags for this target's objects. -include CMakeFiles/cpp_functions.dir/flags.make - -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: CMakeFiles/cpp_functions.dir/flags.make -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../cppSrc/transfer.cpp - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building CXX object CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o" - /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -o CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o -c /home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.cpp - -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing CXX source to CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.i" - /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.cpp > CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.i - -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling CXX source to assembly CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.s" - /usr/bin/arm-none-eabi-g++ $(CXX_DEFINES) $(CXX_INCLUDES) $(CXX_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.cpp -o CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.s - -# Object files for target cpp_functions -cpp_functions_OBJECTS = \ -"CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o" - -# External object files for target cpp_functions -cpp_functions_EXTERNAL_OBJECTS = - -libcpp_functions.a: CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o -libcpp_functions.a: CMakeFiles/cpp_functions.dir/build.make -libcpp_functions.a: CMakeFiles/cpp_functions.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Linking CXX static library libcpp_functions.a" - $(CMAKE_COMMAND) -P CMakeFiles/cpp_functions.dir/cmake_clean_target.cmake - $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/cpp_functions.dir/link.txt --verbose=$(VERBOSE) - -# Rule to build all files generated by this target. -CMakeFiles/cpp_functions.dir/build: libcpp_functions.a - -.PHONY : CMakeFiles/cpp_functions.dir/build - -CMakeFiles/cpp_functions.dir/clean: - $(CMAKE_COMMAND) -P CMakeFiles/cpp_functions.dir/cmake_clean.cmake -.PHONY : CMakeFiles/cpp_functions.dir/clean - -CMakeFiles/cpp_functions.dir/depend: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/cmakeLowLayer /home/key/github/KED/bsl/cmakeLowLayer /home/key/github/KED/bsl/cmakeLowLayer/build /home/key/github/KED/bsl/cmakeLowLayer/build /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/DependInfo.cmake --color=$(COLOR) -.PHONY : CMakeFiles/cpp_functions.dir/depend - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/cmake_clean.cmake b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/cmake_clean.cmake deleted file mode 100644 index 27742de..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/cmake_clean.cmake +++ /dev/null @@ -1,10 +0,0 @@ -file(REMOVE_RECURSE - "CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o" - "libcpp_functions.pdb" - "libcpp_functions.a" -) - -# Per-language clean rules from dependency scanning. -foreach(lang CXX) - include(CMakeFiles/cpp_functions.dir/cmake_clean_${lang}.cmake OPTIONAL) -endforeach() diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/cmake_clean_target.cmake b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/cmake_clean_target.cmake deleted file mode 100644 index b0696f6..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/cmake_clean_target.cmake +++ /dev/null @@ -1,3 +0,0 @@ -file(REMOVE_RECURSE - "libcpp_functions.a" -) diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/depend.internal b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/depend.internal deleted file mode 100644 index b02cb55..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/depend.internal +++ /dev/null @@ -1,28 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h - ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Src/../Drivers/CMSIS/Include/cmsis_version.h - ../Src/../Drivers/CMSIS/Include/core_cm0.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - ../Src/../Inc/main.h - ../Src/../Inc/stm32_assert.h - /home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.cpp - /home/key/github/KED/bsl/cmakeLowLayer/cppSrc/transfer.h diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/depend.make b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/depend.make deleted file mode 100644 index d57efaf..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/depend.make +++ /dev/null @@ -1,28 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_version.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/core_cm0.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Inc/main.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../Src/../Inc/stm32_assert.h -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../cppSrc/transfer.cpp -CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o: ../cppSrc/transfer.h - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/flags.make b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/flags.make deleted file mode 100644 index 32b8c89..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/flags.make +++ /dev/null @@ -1,10 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# compile CXX with /usr/bin/arm-none-eabi-g++ -CXX_FLAGS = -mcpu=cortex-m0 -mthumb -Wall -fdata-sections -fdiagnostics-color=always -ffunction-sections -std=gnu++1z - -CXX_DEFINES = -DDATA_CACHE_ENABLE=0 -DHSE_STARTUP_TIMEOUT=100 -DHSE_VALUE=8000000 -DHSI_VALUE=8000000 -DINSTRUCTION_CACHE_ENABLE=0 -DLSE_STARTUP_TIMEOUT=5000 -DLSE_VALUE=32768 -DLSI_VALUE=40000 -DPREFETCH_ENABLE=1 -DSTM32F042x6 -DUSE_FULL_LL_DRIVER -DVDD_VALUE=3300 - -CXX_INCLUDES = -I/home/key/github/KED/bsl/cmakeLowLayer/cppSrc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Inc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../cppSrc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/STM32F0xx_HAL_Driver/Inc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/CMSIS/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/CMSIS/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/link.txt b/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/link.txt deleted file mode 100644 index 26b573a..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/link.txt +++ /dev/null @@ -1,2 +0,0 @@ -/usr/bin/arm-none-eabi-ar qc libcpp_functions.a CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o -/usr/bin/arm-none-eabi-ranlib libcpp_functions.a diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/progress.marks b/bsl/cmakeLowLayer/build/CMakeFiles/progress.marks deleted file mode 100644 index b6a7d89..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/progress.marks +++ /dev/null @@ -1 +0,0 @@ -16 diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/C.includecache b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/C.includecache deleted file mode 100644 index 117ece8..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/C.includecache +++ /dev/null @@ -1,170 +0,0 @@ -#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) - -#IncludeRegexScan: ^.*$ - -#IncludeRegexComplain: ^$ - -#IncludeRegexTransform: - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -core_cm0.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h -system_stm32f0xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -stdint.h -- - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -stm32f030x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h -stm32f030x8.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h -stm32f031x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h -stm32f038xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h -stm32f042x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -stm32f048xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h -stm32f051x8.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h -stm32f058xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h -stm32f070x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h -stm32f070xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h -stm32f071xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h -stm32f072xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h -stm32f078xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h -stm32f091xc.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h -stm32f098xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h -stm32f030xc.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h -stm32f0xx_hal.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - -../Drivers/CMSIS/Include/cmsis_armcc.h - -../Drivers/CMSIS/Include/cmsis_armclang.h -arm_compat.h -- - -../Drivers/CMSIS/Include/cmsis_compiler.h -stdint.h -- -cmsis_armcc.h -../Drivers/CMSIS/Include/cmsis_armcc.h -cmsis_armclang.h -../Drivers/CMSIS/Include/cmsis_armclang.h -cmsis_gcc.h -../Drivers/CMSIS/Include/cmsis_gcc.h -cmsis_iccarm.h -- -cmsis_ccs.h -- -cmsis_csm.h -- - -../Drivers/CMSIS/Include/cmsis_gcc.h - -../Drivers/CMSIS/Include/cmsis_iccarm.h -iccarm_builtin.h -../Drivers/CMSIS/Include/iccarm_builtin.h -intrinsics.h -- - -../Drivers/CMSIS/Include/cmsis_version.h - -../Drivers/CMSIS/Include/core_cm0.h -stdint.h -- -cmsis_version.h -../Drivers/CMSIS/Include/cmsis_version.h -cmsis_compiler.h -../Drivers/CMSIS/Include/cmsis_compiler.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Inc/main.h -stm32f0xx_ll_crs.h -../Inc/stm32f0xx_ll_crs.h -stm32f0xx_ll_rcc.h -../Inc/stm32f0xx_ll_rcc.h -stm32f0xx_ll_bus.h -../Inc/stm32f0xx_ll_bus.h -stm32f0xx_ll_system.h -../Inc/stm32f0xx_ll_system.h -stm32f0xx_ll_exti.h -../Inc/stm32f0xx_ll_exti.h -stm32f0xx_ll_cortex.h -../Inc/stm32f0xx_ll_cortex.h -stm32f0xx_ll_utils.h -../Inc/stm32f0xx_ll_utils.h -stm32f0xx_ll_pwr.h -../Inc/stm32f0xx_ll_pwr.h -stm32f0xx_ll_dma.h -../Inc/stm32f0xx_ll_dma.h -stm32f0xx_ll_gpio.h -../Inc/stm32f0xx_ll_gpio.h -stm32_assert.h -../Inc/stm32_assert.h - -../Inc/stm32_assert.h - -../Src/../cppSrc/transfer.h -main.h -../Src/../cppSrc/main.h - -/home/key/github/KED/bsl/cmakeLowLayer/Src/main.c -main.h -/home/key/github/KED/bsl/cmakeLowLayer/Src/main.h -transfer.h -/home/key/github/KED/bsl/cmakeLowLayer/Src/transfer.h - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake deleted file mode 100644 index 270595b..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake +++ /dev/null @@ -1,50 +0,0 @@ -# The set of languages for which implicit dependencies are needed: -set(CMAKE_DEPENDS_LANGUAGES - "C" - ) -# The set of files for implicit dependencies of each language: -set(CMAKE_DEPENDS_CHECK_C - "/home/key/github/KED/bsl/cmakeLowLayer/Src/main.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/Src/main.c.o" - ) -set(CMAKE_C_COMPILER_ID "GNU") - -# Preprocessor definitions for this target. -set(CMAKE_TARGET_DEFINITIONS_C - "DATA_CACHE_ENABLE=0" - "HSE_STARTUP_TIMEOUT=100" - "HSE_VALUE=8000000" - "HSI_VALUE=8000000" - "INSTRUCTION_CACHE_ENABLE=0" - "LSE_STARTUP_TIMEOUT=5000" - "LSE_VALUE=32768" - "LSI_VALUE=40000" - "PREFETCH_ENABLE=1" - "STM32F042x6" - "USE_FULL_LL_DRIVER" - "VDD_VALUE=3300" - ) - -# The include file search paths: -set(CMAKE_C_TARGET_INCLUDE_PATH - "../Inc" - "../Drivers/STM32F0xx_HAL_Driver/Inc" - "../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Drivers/CMSIS/Include" - "../Src/../Inc" - "../Src/../cppSrc" - "../Src/../Drivers/STM32F0xx_HAL_Driver/Inc" - "../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Src/../Drivers/CMSIS/Include" - "../cppSrc" - ) - -# Targets to which this target links. -set(CMAKE_TARGET_LINKED_INFO_FILES - "/home/key/github/KED/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake" - "/home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake" - "/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/cpp_functions.dir/DependInfo.cmake" - "/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" - ) - -# Fortran module output directory. -set(CMAKE_Fortran_TARGET_MODULE_DIR "") diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/build.make b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/build.make deleted file mode 100644 index d89b908..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/build.make +++ /dev/null @@ -1,106 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Delete rule output on recipe failure. -.DELETE_ON_ERROR: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build - -# Include any dependencies generated for this target. -include CMakeFiles/refOvenTest.out.dir/depend.make - -# Include the progress variables for this target. -include CMakeFiles/refOvenTest.out.dir/progress.make - -# Include the compile flags for this target's objects. -include CMakeFiles/refOvenTest.out.dir/flags.make - -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: CMakeFiles/refOvenTest.out.dir/flags.make -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Src/main.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building C object CMakeFiles/refOvenTest.out.dir/Src/main.c.o" - /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/refOvenTest.out.dir/Src/main.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Src/main.c - -CMakeFiles/refOvenTest.out.dir/Src/main.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/refOvenTest.out.dir/Src/main.c.i" - /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Src/main.c > CMakeFiles/refOvenTest.out.dir/Src/main.c.i - -CMakeFiles/refOvenTest.out.dir/Src/main.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/refOvenTest.out.dir/Src/main.c.s" - /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Src/main.c -o CMakeFiles/refOvenTest.out.dir/Src/main.c.s - -# Object files for target refOvenTest.out -refOvenTest_out_OBJECTS = \ -"CMakeFiles/refOvenTest.out.dir/Src/main.c.o" - -# External object files for target refOvenTest.out -refOvenTest_out_EXTERNAL_OBJECTS = - -refOvenTest.out: CMakeFiles/refOvenTest.out.dir/Src/main.c.o -refOvenTest.out: CMakeFiles/refOvenTest.out.dir/build.make -refOvenTest.out: startup/libStartup.a -refOvenTest.out: Src/libCSources.a -refOvenTest.out: libcpp_functions.a -refOvenTest.out: Src/libCSources.a -refOvenTest.out: Drivers/libDrivers.a -refOvenTest.out: CMakeFiles/refOvenTest.out.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Linking CXX executable refOvenTest.out" - $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/refOvenTest.out.dir/link.txt --verbose=$(VERBOSE) - arm-none-eabi-size refOvenTest.out - arm-none-eabi-objcopy -O ihex refOvenTest.out refOvenTest.hex - arm-none-eabi-objcopy -O binary refOvenTest.out refOvenTest.bin - -# Rule to build all files generated by this target. -CMakeFiles/refOvenTest.out.dir/build: refOvenTest.out - -.PHONY : CMakeFiles/refOvenTest.out.dir/build - -CMakeFiles/refOvenTest.out.dir/clean: - $(CMAKE_COMMAND) -P CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake -.PHONY : CMakeFiles/refOvenTest.out.dir/clean - -CMakeFiles/refOvenTest.out.dir/depend: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/cmakeLowLayer /home/key/github/KED/bsl/cmakeLowLayer /home/key/github/KED/bsl/cmakeLowLayer/build /home/key/github/KED/bsl/cmakeLowLayer/build /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/DependInfo.cmake --color=$(COLOR) -.PHONY : CMakeFiles/refOvenTest.out.dir/depend - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake deleted file mode 100644 index f48c558..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/cmake_clean.cmake +++ /dev/null @@ -1,10 +0,0 @@ -file(REMOVE_RECURSE - "CMakeFiles/refOvenTest.out.dir/Src/main.c.o" - "refOvenTest.out.pdb" - "refOvenTest.out" -) - -# Per-language clean rules from dependency scanning. -foreach(lang C) - include(CMakeFiles/refOvenTest.out.dir/cmake_clean_${lang}.cmake OPTIONAL) -endforeach() diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/depend.internal b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/depend.internal deleted file mode 100644 index c1dc8aa..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/depend.internal +++ /dev/null @@ -1,28 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -CMakeFiles/refOvenTest.out.dir/Src/main.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - ../Inc/main.h - ../Inc/stm32_assert.h - ../Src/../cppSrc/transfer.h - /home/key/github/KED/bsl/cmakeLowLayer/Src/main.c diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/depend.make b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/depend.make deleted file mode 100644 index eba81f1..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/depend.make +++ /dev/null @@ -1,28 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/CMSIS/Include/core_cm0.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Inc/main.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Inc/stm32_assert.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Src/../cppSrc/transfer.h -CMakeFiles/refOvenTest.out.dir/Src/main.c.o: ../Src/main.c - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/flags.make b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/flags.make deleted file mode 100644 index bb5edda..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/flags.make +++ /dev/null @@ -1,10 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# compile C with /usr/bin/arm-none-eabi-gcc -C_FLAGS = -mcpu=cortex-m0 -mthumb -Wall -fdata-sections -fdiagnostics-color=always -ffunction-sections - -C_DEFINES = -DDATA_CACHE_ENABLE=0 -DHSE_STARTUP_TIMEOUT=100 -DHSE_VALUE=8000000 -DHSI_VALUE=8000000 -DINSTRUCTION_CACHE_ENABLE=0 -DLSE_STARTUP_TIMEOUT=5000 -DLSE_VALUE=32768 -DLSI_VALUE=40000 -DPREFETCH_ENABLE=1 -DSTM32F042x6 -DUSE_FULL_LL_DRIVER -DVDD_VALUE=3300 - -C_INCLUDES = -I/home/key/github/KED/bsl/cmakeLowLayer/Inc -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/CMSIS/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Inc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../cppSrc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/STM32F0xx_HAL_Driver/Inc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/CMSIS/Include -I/home/key/github/KED/bsl/cmakeLowLayer/cppSrc - diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/link.txt b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/link.txt deleted file mode 100644 index 30d1b91..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/link.txt +++ /dev/null @@ -1 +0,0 @@ -/usr/bin/arm-none-eabi-g++ --specs=nosys.specs -mcpu=cortex-m0 -mthumb -specs=nano.specs -T/home/key/github/KED/bsl/cmakeLowLayer/startup/STM32F042K6Tx_FLASH.ld -lc -lm -lnosys -Wl,-Map=refOvenTest.map,--cref -Wl,--gc-sections CMakeFiles/refOvenTest.out.dir/Src/main.c.o -o refOvenTest.out startup/libStartup.a Src/libCSources.a libcpp_functions.a Src/libCSources.a Drivers/libDrivers.a diff --git a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/progress.make b/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/progress.make deleted file mode 100644 index a35c33b..0000000 --- a/bsl/cmakeLowLayer/build/CMakeFiles/refOvenTest.out.dir/progress.make +++ /dev/null @@ -1,3 +0,0 @@ -CMAKE_PROGRESS_1 = 15 -CMAKE_PROGRESS_2 = 16 - diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/C.includecache b/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/C.includecache deleted file mode 100644 index 1ccf673..0000000 --- a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/C.includecache +++ /dev/null @@ -1,158 +0,0 @@ -#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) - -#IncludeRegexScan: ^.*$ - -#IncludeRegexComplain: ^$ - -#IncludeRegexTransform: - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -core_cm0.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h -system_stm32f0xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -stdint.h -- - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -stm32f030x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h -stm32f030x8.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h -stm32f031x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h -stm32f038xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h -stm32f042x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -stm32f048xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h -stm32f051x8.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h -stm32f058xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h -stm32f070x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h -stm32f070xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h -stm32f071xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h -stm32f072xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h -stm32f078xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h -stm32f091xc.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h -stm32f098xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h -stm32f030xc.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h -stm32f0xx_hal.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - -../Drivers/CMSIS/Include/cmsis_armcc.h - -../Drivers/CMSIS/Include/cmsis_armclang.h -arm_compat.h -- - -../Drivers/CMSIS/Include/cmsis_compiler.h -stdint.h -- -cmsis_armcc.h -../Drivers/CMSIS/Include/cmsis_armcc.h -cmsis_armclang.h -../Drivers/CMSIS/Include/cmsis_armclang.h -cmsis_gcc.h -../Drivers/CMSIS/Include/cmsis_gcc.h -cmsis_iccarm.h -- -cmsis_ccs.h -- -cmsis_csm.h -- - -../Drivers/CMSIS/Include/cmsis_gcc.h - -../Drivers/CMSIS/Include/cmsis_iccarm.h -iccarm_builtin.h -../Drivers/CMSIS/Include/iccarm_builtin.h -intrinsics.h -- - -../Drivers/CMSIS/Include/cmsis_version.h - -../Drivers/CMSIS/Include/core_cm0.h -stdint.h -- -cmsis_version.h -../Drivers/CMSIS/Include/cmsis_version.h -cmsis_compiler.h -../Drivers/CMSIS/Include/cmsis_compiler.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c -stm32f0xx_ll_exti.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.h -stm32_assert.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h - -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c -stm32f0xx_ll_gpio.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.h -stm32f0xx_ll_bus.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_bus.h -stm32_assert.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h - -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c -stm32f0xx_ll_pwr.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.h -stm32f0xx_ll_bus.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_bus.h - -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c -stm32f0xx_ll_rcc.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.h -stm32_assert.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h - -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c -stm32f0xx_ll_rcc.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.h -stm32f0xx_ll_utils.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.h -stm32f0xx_ll_system.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_system.h -stm32_assert.h -/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h - diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake b/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake deleted file mode 100644 index ff7bded..0000000 --- a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake +++ /dev/null @@ -1,43 +0,0 @@ -# The set of languages for which implicit dependencies are needed: -set(CMAKE_DEPENDS_LANGUAGES - "C" - ) -# The set of files for implicit dependencies of each language: -set(CMAKE_DEPENDS_CHECK_C - "/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o" - "/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o" - "/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o" - "/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o" - "/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o" - ) -set(CMAKE_C_COMPILER_ID "GNU") - -# Preprocessor definitions for this target. -set(CMAKE_TARGET_DEFINITIONS_C - "DATA_CACHE_ENABLE=0" - "HSE_STARTUP_TIMEOUT=100" - "HSE_VALUE=8000000" - "HSI_VALUE=8000000" - "INSTRUCTION_CACHE_ENABLE=0" - "LSE_STARTUP_TIMEOUT=5000" - "LSE_VALUE=32768" - "LSI_VALUE=40000" - "PREFETCH_ENABLE=1" - "STM32F042x6" - "USE_FULL_LL_DRIVER" - "VDD_VALUE=3300" - ) - -# The include file search paths: -set(CMAKE_C_TARGET_INCLUDE_PATH - "../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Drivers/CMSIS/Include" - "../Drivers/STM32F0xx_HAL_Driver/Inc" - ) - -# Targets to which this target links. -set(CMAKE_TARGET_LINKED_INFO_FILES - ) - -# Fortran module output directory. -set(CMAKE_Fortran_TARGET_MODULE_DIR "") diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/build.make b/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/build.make deleted file mode 100644 index 230429f..0000000 --- a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/build.make +++ /dev/null @@ -1,159 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Delete rule output on recipe failure. -.DELETE_ON_ERROR: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build - -# Include any dependencies generated for this target. -include Drivers/CMakeFiles/Drivers.dir/depend.make - -# Include the progress variables for this target. -include Drivers/CMakeFiles/Drivers.dir/progress.make - -# Include the compile flags for this target's objects. -include Drivers/CMakeFiles/Drivers.dir/flags.make - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: Drivers/CMakeFiles/Drivers.dir/flags.make -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Building C object Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c > CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c -o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s - -# Object files for target Drivers -Drivers_OBJECTS = \ -"CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o" \ -"CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o" \ -"CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o" \ -"CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o" \ -"CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o" - -# External object files for target Drivers -Drivers_EXTERNAL_OBJECTS = - -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/build.make -Drivers/libDrivers.a: Drivers/CMakeFiles/Drivers.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Linking C static library libDrivers.a" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && $(CMAKE_COMMAND) -P CMakeFiles/Drivers.dir/cmake_clean_target.cmake - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/Drivers.dir/link.txt --verbose=$(VERBOSE) - -# Rule to build all files generated by this target. -Drivers/CMakeFiles/Drivers.dir/build: Drivers/libDrivers.a - -.PHONY : Drivers/CMakeFiles/Drivers.dir/build - -Drivers/CMakeFiles/Drivers.dir/clean: - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers && $(CMAKE_COMMAND) -P CMakeFiles/Drivers.dir/cmake_clean.cmake -.PHONY : Drivers/CMakeFiles/Drivers.dir/clean - -Drivers/CMakeFiles/Drivers.dir/depend: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/cmakeLowLayer /home/key/github/KED/bsl/cmakeLowLayer/Drivers /home/key/github/KED/bsl/cmakeLowLayer/build /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers /home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake --color=$(COLOR) -.PHONY : Drivers/CMakeFiles/Drivers.dir/depend - diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/depend.internal b/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/depend.internal deleted file mode 100644 index d517e69..0000000 --- a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/depend.internal +++ /dev/null @@ -1,72 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - /home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/depend.make b/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/depend.make deleted file mode 100644 index d443915..0000000 --- a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/depend.make +++ /dev/null @@ -1,72 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c - diff --git a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/flags.make b/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/flags.make deleted file mode 100644 index 21217c2..0000000 --- a/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/flags.make +++ /dev/null @@ -1,10 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# compile C with /usr/bin/arm-none-eabi-gcc -C_FLAGS = -mcpu=cortex-m0 -mthumb -Wall -fdata-sections -fdiagnostics-color=always -ffunction-sections - -C_DEFINES = -DDATA_CACHE_ENABLE=0 -DHSE_STARTUP_TIMEOUT=100 -DHSE_VALUE=8000000 -DHSI_VALUE=8000000 -DINSTRUCTION_CACHE_ENABLE=0 -DLSE_STARTUP_TIMEOUT=5000 -DLSE_VALUE=32768 -DLSI_VALUE=40000 -DPREFETCH_ENABLE=1 -DSTM32F042x6 -DUSE_FULL_LL_DRIVER -DVDD_VALUE=3300 - -C_INCLUDES = -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/CMSIS/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc - diff --git a/bsl/cmakeLowLayer/build/Makefile b/bsl/cmakeLowLayer/build/Makefile deleted file mode 100644 index 06bf793..0000000 --- a/bsl/cmakeLowLayer/build/Makefile +++ /dev/null @@ -1,264 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Default target executed when no arguments are given to make. -default_target: all - -.PHONY : default_target - -# Allow only one "make -f Makefile2" at a time, but pass parallelism. -.NOTPARALLEL: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build - -#============================================================================= -# Targets provided globally by CMake. - -# Special rule for the target rebuild_cache -rebuild_cache: - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..." - /usr/bin/cmake -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) -.PHONY : rebuild_cache - -# Special rule for the target rebuild_cache -rebuild_cache/fast: rebuild_cache - -.PHONY : rebuild_cache/fast - -# Special rule for the target edit_cache -edit_cache: - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..." - /usr/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available. -.PHONY : edit_cache - -# Special rule for the target edit_cache -edit_cache/fast: edit_cache - -.PHONY : edit_cache/fast - -# The main all target -all: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles/progress.marks - $(MAKE) -f CMakeFiles/Makefile2 all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 -.PHONY : all - -# The main clean target -clean: - $(MAKE) -f CMakeFiles/Makefile2 clean -.PHONY : clean - -# The main clean target -clean/fast: clean - -.PHONY : clean/fast - -# Prepare targets for installation. -preinstall: all - $(MAKE) -f CMakeFiles/Makefile2 preinstall -.PHONY : preinstall - -# Prepare targets for installation. -preinstall/fast: - $(MAKE) -f CMakeFiles/Makefile2 preinstall -.PHONY : preinstall/fast - -# clear depends -depend: - $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 -.PHONY : depend - -#============================================================================= -# Target rules for targets named cpp_functions - -# Build rule for target. -cpp_functions: cmake_check_build_system - $(MAKE) -f CMakeFiles/Makefile2 cpp_functions -.PHONY : cpp_functions - -# fast build rule for target. -cpp_functions/fast: - $(MAKE) -f CMakeFiles/cpp_functions.dir/build.make CMakeFiles/cpp_functions.dir/build -.PHONY : cpp_functions/fast - -#============================================================================= -# Target rules for targets named refOvenTest.out - -# Build rule for target. -refOvenTest.out: cmake_check_build_system - $(MAKE) -f CMakeFiles/Makefile2 refOvenTest.out -.PHONY : refOvenTest.out - -# fast build rule for target. -refOvenTest.out/fast: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/build -.PHONY : refOvenTest.out/fast - -#============================================================================= -# Target rules for targets named Drivers - -# Build rule for target. -Drivers: cmake_check_build_system - $(MAKE) -f CMakeFiles/Makefile2 Drivers -.PHONY : Drivers - -# fast build rule for target. -Drivers/fast: - $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/build -.PHONY : Drivers/fast - -#============================================================================= -# Target rules for targets named Startup - -# Build rule for target. -Startup: cmake_check_build_system - $(MAKE) -f CMakeFiles/Makefile2 Startup -.PHONY : Startup - -# fast build rule for target. -Startup/fast: - $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/build -.PHONY : Startup/fast - -#============================================================================= -# Target rules for targets named CSources - -# Build rule for target. -CSources: cmake_check_build_system - $(MAKE) -f CMakeFiles/Makefile2 CSources -.PHONY : CSources - -# fast build rule for target. -CSources/fast: - $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/build -.PHONY : CSources/fast - -Src/main.o: Src/main.c.o - -.PHONY : Src/main.o - -# target to build an object file -Src/main.c.o: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/Src/main.c.o -.PHONY : Src/main.c.o - -Src/main.i: Src/main.c.i - -.PHONY : Src/main.i - -# target to preprocess a source file -Src/main.c.i: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/Src/main.c.i -.PHONY : Src/main.c.i - -Src/main.s: Src/main.c.s - -.PHONY : Src/main.s - -# target to generate assembly for a file -Src/main.c.s: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/Src/main.c.s -.PHONY : Src/main.c.s - -cppSrc/transfer.o: cppSrc/transfer.cpp.o - -.PHONY : cppSrc/transfer.o - -# target to build an object file -cppSrc/transfer.cpp.o: - $(MAKE) -f CMakeFiles/cpp_functions.dir/build.make CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o -.PHONY : cppSrc/transfer.cpp.o - -cppSrc/transfer.i: cppSrc/transfer.cpp.i - -.PHONY : cppSrc/transfer.i - -# target to preprocess a source file -cppSrc/transfer.cpp.i: - $(MAKE) -f CMakeFiles/cpp_functions.dir/build.make CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.i -.PHONY : cppSrc/transfer.cpp.i - -cppSrc/transfer.s: cppSrc/transfer.cpp.s - -.PHONY : cppSrc/transfer.s - -# target to generate assembly for a file -cppSrc/transfer.cpp.s: - $(MAKE) -f CMakeFiles/cpp_functions.dir/build.make CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.s -.PHONY : cppSrc/transfer.cpp.s - -# Help Target -help: - @echo "The following are some of the valid targets for this Makefile:" - @echo "... all (the default if no target is provided)" - @echo "... clean" - @echo "... depend" - @echo "... rebuild_cache" - @echo "... edit_cache" - @echo "... cpp_functions" - @echo "... refOvenTest.out" - @echo "... Drivers" - @echo "... Startup" - @echo "... CSources" - @echo "... Src/main.o" - @echo "... Src/main.i" - @echo "... Src/main.s" - @echo "... cppSrc/transfer.o" - @echo "... cppSrc/transfer.i" - @echo "... cppSrc/transfer.s" -.PHONY : help - - - -#============================================================================= -# Special targets to cleanup operation of make. - -# Special rule to run CMake to check the build system integrity. -# No rule that depends on this can have commands that come from listfiles -# because they might be regenerated. -cmake_check_build_system: - $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 -.PHONY : cmake_check_build_system - diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/C.includecache b/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/C.includecache deleted file mode 100644 index f6592d5..0000000 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/C.includecache +++ /dev/null @@ -1,182 +0,0 @@ -#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) - -#IncludeRegexScan: ^.*$ - -#IncludeRegexComplain: ^$ - -#IncludeRegexTransform: - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -core_cm0.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h -system_stm32f0xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -stdint.h -- - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -stm32f030x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h -stm32f030x8.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h -stm32f031x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h -stm32f038xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h -stm32f042x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -stm32f048xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h -stm32f051x8.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h -stm32f058xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h -stm32f070x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h -stm32f070xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h -stm32f071xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h -stm32f072xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h -stm32f078xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h -stm32f091xc.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h -stm32f098xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h -stm32f030xc.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h -stm32f0xx_hal.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - -../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - -../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -arm_compat.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -stdint.h -- -cmsis_armcc.h -../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -cmsis_armclang.h -../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -cmsis_gcc.h -../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -cmsis_iccarm.h -- -cmsis_ccs.h -- -cmsis_csm.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - -../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -iccarm_builtin.h -../Src/../Drivers/CMSIS/Include/iccarm_builtin.h -intrinsics.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_version.h - -../Src/../Drivers/CMSIS/Include/core_cm0.h -stdint.h -- -cmsis_version.h -../Src/../Drivers/CMSIS/Include/cmsis_version.h -cmsis_compiler.h -../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Inc/main.h -stm32f0xx_ll_crs.h -../Src/../Inc/stm32f0xx_ll_crs.h -stm32f0xx_ll_rcc.h -../Src/../Inc/stm32f0xx_ll_rcc.h -stm32f0xx_ll_bus.h -../Src/../Inc/stm32f0xx_ll_bus.h -stm32f0xx_ll_system.h -../Src/../Inc/stm32f0xx_ll_system.h -stm32f0xx_ll_exti.h -../Src/../Inc/stm32f0xx_ll_exti.h -stm32f0xx_ll_cortex.h -../Src/../Inc/stm32f0xx_ll_cortex.h -stm32f0xx_ll_utils.h -../Src/../Inc/stm32f0xx_ll_utils.h -stm32f0xx_ll_pwr.h -../Src/../Inc/stm32f0xx_ll_pwr.h -stm32f0xx_ll_dma.h -../Src/../Inc/stm32f0xx_ll_dma.h -stm32f0xx_ll_gpio.h -../Src/../Inc/stm32f0xx_ll_gpio.h -stm32_assert.h -../Src/../Inc/stm32_assert.h - -../Src/../Inc/stm32_assert.h - -../Src/../Inc/stm32f0xx_it.h - -../Src/../cppSrc/transfer.h -main.h -../Src/../cppSrc/main.h - -/home/key/github/KED/bsl/cmakeLowLayer/Src/main.c -main.h -/home/key/github/KED/bsl/cmakeLowLayer/Src/main.h -transfer.h -/home/key/github/KED/bsl/cmakeLowLayer/Src/transfer.h - -/home/key/github/KED/bsl/cmakeLowLayer/Src/stm32f0xx_it.c -main.h -/home/key/github/KED/bsl/cmakeLowLayer/Src/main.h -stm32f0xx_it.h -/home/key/github/KED/bsl/cmakeLowLayer/Src/stm32f0xx_it.h - -/home/key/github/KED/bsl/cmakeLowLayer/Src/system_stm32f0xx.c -stm32f0xx.h -/home/key/github/KED/bsl/cmakeLowLayer/Src/stm32f0xx.h - diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake b/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake deleted file mode 100644 index 14b463f..0000000 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake +++ /dev/null @@ -1,47 +0,0 @@ -# The set of languages for which implicit dependencies are needed: -set(CMAKE_DEPENDS_LANGUAGES - "C" - ) -# The set of files for implicit dependencies of each language: -set(CMAKE_DEPENDS_CHECK_C - "/home/key/github/KED/bsl/cmakeLowLayer/Src/main.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/main.c.o" - "/home/key/github/KED/bsl/cmakeLowLayer/Src/stm32f0xx_it.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o" - "/home/key/github/KED/bsl/cmakeLowLayer/Src/system_stm32f0xx.c" "/home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o" - ) -set(CMAKE_C_COMPILER_ID "GNU") - -# Preprocessor definitions for this target. -set(CMAKE_TARGET_DEFINITIONS_C - "DATA_CACHE_ENABLE=0" - "HSE_STARTUP_TIMEOUT=100" - "HSE_VALUE=8000000" - "HSI_VALUE=8000000" - "INSTRUCTION_CACHE_ENABLE=0" - "LSE_STARTUP_TIMEOUT=5000" - "LSE_VALUE=32768" - "LSI_VALUE=40000" - "PREFETCH_ENABLE=1" - "STM32F042x6" - "USE_FULL_LL_DRIVER" - "VDD_VALUE=3300" - ) - -# The include file search paths: -set(CMAKE_C_TARGET_INCLUDE_PATH - "../Src/../Inc" - "../Src/../cppSrc" - "../Src/../Drivers/STM32F0xx_HAL_Driver/Inc" - "../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Src/../Drivers/CMSIS/Include" - "../Drivers/CMSIS/Device/ST/STM32F0xx/Include" - "../Drivers/CMSIS/Include" - "../Drivers/STM32F0xx_HAL_Driver/Inc" - ) - -# Targets to which this target links. -set(CMAKE_TARGET_LINKED_INFO_FILES - "/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/CMakeFiles/Drivers.dir/DependInfo.cmake" - ) - -# Fortran module output directory. -set(CMAKE_Fortran_TARGET_MODULE_DIR "") diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/build.make b/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/build.make deleted file mode 100644 index 80d57a5..0000000 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/build.make +++ /dev/null @@ -1,129 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Delete rule output on recipe failure. -.DELETE_ON_ERROR: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build - -# Include any dependencies generated for this target. -include Src/CMakeFiles/CSources.dir/depend.make - -# Include the progress variables for this target. -include Src/CMakeFiles/CSources.dir/progress.make - -# Include the compile flags for this target's objects. -include Src/CMakeFiles/CSources.dir/flags.make - -Src/CMakeFiles/CSources.dir/main.c.o: Src/CMakeFiles/CSources.dir/flags.make -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/main.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building C object Src/CMakeFiles/CSources.dir/main.c.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/main.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Src/main.c - -Src/CMakeFiles/CSources.dir/main.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/CSources.dir/main.c.i" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Src/main.c > CMakeFiles/CSources.dir/main.c.i - -Src/CMakeFiles/CSources.dir/main.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/CSources.dir/main.c.s" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Src/main.c -o CMakeFiles/CSources.dir/main.c.s - -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: Src/CMakeFiles/CSources.dir/flags.make -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/stm32f0xx_it.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building C object Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/stm32f0xx_it.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Src/stm32f0xx_it.c - -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/CSources.dir/stm32f0xx_it.c.i" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Src/stm32f0xx_it.c > CMakeFiles/CSources.dir/stm32f0xx_it.c.i - -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/CSources.dir/stm32f0xx_it.c.s" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Src/stm32f0xx_it.c -o CMakeFiles/CSources.dir/stm32f0xx_it.c.s - -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: Src/CMakeFiles/CSources.dir/flags.make -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/system_stm32f0xx.c - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building C object Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -o CMakeFiles/CSources.dir/system_stm32f0xx.c.o -c /home/key/github/KED/bsl/cmakeLowLayer/Src/system_stm32f0xx.c - -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.i: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/CSources.dir/system_stm32f0xx.c.i" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/key/github/KED/bsl/cmakeLowLayer/Src/system_stm32f0xx.c > CMakeFiles/CSources.dir/system_stm32f0xx.c.i - -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.s: cmake_force - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/CSources.dir/system_stm32f0xx.c.s" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && /usr/bin/arm-none-eabi-gcc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/key/github/KED/bsl/cmakeLowLayer/Src/system_stm32f0xx.c -o CMakeFiles/CSources.dir/system_stm32f0xx.c.s - -# Object files for target CSources -CSources_OBJECTS = \ -"CMakeFiles/CSources.dir/main.c.o" \ -"CMakeFiles/CSources.dir/stm32f0xx_it.c.o" \ -"CMakeFiles/CSources.dir/system_stm32f0xx.c.o" - -# External object files for target CSources -CSources_EXTERNAL_OBJECTS = - -Src/libCSources.a: Src/CMakeFiles/CSources.dir/main.c.o -Src/libCSources.a: Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o -Src/libCSources.a: Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o -Src/libCSources.a: Src/CMakeFiles/CSources.dir/build.make -Src/libCSources.a: Src/CMakeFiles/CSources.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Linking C static library libCSources.a" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && $(CMAKE_COMMAND) -P CMakeFiles/CSources.dir/cmake_clean_target.cmake - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/CSources.dir/link.txt --verbose=$(VERBOSE) - -# Rule to build all files generated by this target. -Src/CMakeFiles/CSources.dir/build: Src/libCSources.a - -.PHONY : Src/CMakeFiles/CSources.dir/build - -Src/CMakeFiles/CSources.dir/clean: - cd /home/key/github/KED/bsl/cmakeLowLayer/build/Src && $(CMAKE_COMMAND) -P CMakeFiles/CSources.dir/cmake_clean.cmake -.PHONY : Src/CMakeFiles/CSources.dir/clean - -Src/CMakeFiles/CSources.dir/depend: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/cmakeLowLayer /home/key/github/KED/bsl/cmakeLowLayer/Src /home/key/github/KED/bsl/cmakeLowLayer/build /home/key/github/KED/bsl/cmakeLowLayer/build/Src /home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/DependInfo.cmake --color=$(COLOR) -.PHONY : Src/CMakeFiles/CSources.dir/depend - diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/cmake_clean.cmake b/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/cmake_clean.cmake deleted file mode 100644 index eee571a..0000000 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/cmake_clean.cmake +++ /dev/null @@ -1,12 +0,0 @@ -file(REMOVE_RECURSE - "CMakeFiles/CSources.dir/main.c.o" - "CMakeFiles/CSources.dir/stm32f0xx_it.c.o" - "CMakeFiles/CSources.dir/system_stm32f0xx.c.o" - "libCSources.pdb" - "libCSources.a" -) - -# Per-language clean rules from dependency scanning. -foreach(lang C) - include(CMakeFiles/CSources.dir/cmake_clean_${lang}.cmake OPTIONAL) -endforeach() diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/depend.internal b/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/depend.internal deleted file mode 100644 index f716876..0000000 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/depend.internal +++ /dev/null @@ -1,65 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -Src/CMakeFiles/CSources.dir/main.c.o - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h - ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Src/../Drivers/CMSIS/Include/cmsis_version.h - ../Src/../Drivers/CMSIS/Include/core_cm0.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - ../Src/../Inc/main.h - ../Src/../Inc/stm32_assert.h - ../Src/../cppSrc/transfer.h - /home/key/github/KED/bsl/cmakeLowLayer/Src/main.c -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h - ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Src/../Drivers/CMSIS/Include/cmsis_version.h - ../Src/../Drivers/CMSIS/Include/core_cm0.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - ../Src/../Inc/main.h - ../Src/../Inc/stm32_assert.h - ../Src/../Inc/stm32f0xx_it.h - /home/key/github/KED/bsl/cmakeLowLayer/Src/stm32f0xx_it.c -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h - ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Src/../Drivers/CMSIS/Include/cmsis_version.h - ../Src/../Drivers/CMSIS/Include/core_cm0.h - /home/key/github/KED/bsl/cmakeLowLayer/Src/system_stm32f0xx.c diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/depend.make b/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/depend.make deleted file mode 100644 index 74a3f1f..0000000 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/depend.make +++ /dev/null @@ -1,65 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_version.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/CMSIS/Include/core_cm0.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Inc/main.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../Inc/stm32_assert.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/../cppSrc/transfer.h -Src/CMakeFiles/CSources.dir/main.c.o: ../Src/main.c - -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_version.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/core_cm0.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Inc/main.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Inc/stm32_assert.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Inc/stm32f0xx_it.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/stm32f0xx_it.c - -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_version.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/core_cm0.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/system_stm32f0xx.c - diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/flags.make b/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/flags.make deleted file mode 100644 index cbd2602..0000000 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/flags.make +++ /dev/null @@ -1,10 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# compile C with /usr/bin/arm-none-eabi-gcc -C_FLAGS = -mcpu=cortex-m0 -mthumb -Wall -fdata-sections -fdiagnostics-color=always -ffunction-sections - -C_DEFINES = -DDATA_CACHE_ENABLE=0 -DHSE_STARTUP_TIMEOUT=100 -DHSE_VALUE=8000000 -DHSI_VALUE=8000000 -DINSTRUCTION_CACHE_ENABLE=0 -DLSE_STARTUP_TIMEOUT=5000 -DLSE_VALUE=32768 -DLSI_VALUE=40000 -DPREFETCH_ENABLE=1 -DSTM32F042x6 -DUSE_FULL_LL_DRIVER -DVDD_VALUE=3300 - -C_INCLUDES = -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Inc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../cppSrc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/STM32F0xx_HAL_Driver/Inc -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Src/../Drivers/CMSIS/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/CMSIS/Include -I/home/key/github/KED/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc - diff --git a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/link.txt b/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/link.txt deleted file mode 100644 index 71e72c4..0000000 --- a/bsl/cmakeLowLayer/build/Src/CMakeFiles/CSources.dir/link.txt +++ /dev/null @@ -1,2 +0,0 @@ -/usr/bin/arm-none-eabi-ar qc libCSources.a CMakeFiles/CSources.dir/main.c.o CMakeFiles/CSources.dir/stm32f0xx_it.c.o CMakeFiles/CSources.dir/system_stm32f0xx.c.o -/usr/bin/arm-none-eabi-ranlib libCSources.a diff --git a/bsl/cmakeLowLayer/build/Src/Makefile b/bsl/cmakeLowLayer/build/Src/Makefile deleted file mode 100644 index 8afa9e1..0000000 --- a/bsl/cmakeLowLayer/build/Src/Makefile +++ /dev/null @@ -1,240 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Default target executed when no arguments are given to make. -default_target: all - -.PHONY : default_target - -# Allow only one "make -f Makefile2" at a time, but pass parallelism. -.NOTPARALLEL: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build - -#============================================================================= -# Targets provided globally by CMake. - -# Special rule for the target rebuild_cache -rebuild_cache: - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..." - /usr/bin/cmake -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) -.PHONY : rebuild_cache - -# Special rule for the target rebuild_cache -rebuild_cache/fast: rebuild_cache - -.PHONY : rebuild_cache/fast - -# Special rule for the target edit_cache -edit_cache: - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..." - /usr/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available. -.PHONY : edit_cache - -# Special rule for the target edit_cache -edit_cache/fast: edit_cache - -.PHONY : edit_cache/fast - -# The main all target -all: cmake_check_build_system - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles /home/key/github/KED/bsl/cmakeLowLayer/build/Src/CMakeFiles/progress.marks - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Src/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles 0 -.PHONY : all - -# The main clean target -clean: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Src/clean -.PHONY : clean - -# The main clean target -clean/fast: clean - -.PHONY : clean/fast - -# Prepare targets for installation. -preinstall: all - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Src/preinstall -.PHONY : preinstall - -# Prepare targets for installation. -preinstall/fast: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Src/preinstall -.PHONY : preinstall/fast - -# clear depends -depend: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 -.PHONY : depend - -# Convenience name for target. -Src/CMakeFiles/CSources.dir/rule: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f CMakeFiles/Makefile2 Src/CMakeFiles/CSources.dir/rule -.PHONY : Src/CMakeFiles/CSources.dir/rule - -# Convenience name for target. -CSources: Src/CMakeFiles/CSources.dir/rule - -.PHONY : CSources - -# fast build rule for target. -CSources/fast: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/build -.PHONY : CSources/fast - -main.o: main.c.o - -.PHONY : main.o - -# target to build an object file -main.c.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/main.c.o -.PHONY : main.c.o - -main.i: main.c.i - -.PHONY : main.i - -# target to preprocess a source file -main.c.i: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/main.c.i -.PHONY : main.c.i - -main.s: main.c.s - -.PHONY : main.s - -# target to generate assembly for a file -main.c.s: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/main.c.s -.PHONY : main.c.s - -stm32f0xx_it.o: stm32f0xx_it.c.o - -.PHONY : stm32f0xx_it.o - -# target to build an object file -stm32f0xx_it.c.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o -.PHONY : stm32f0xx_it.c.o - -stm32f0xx_it.i: stm32f0xx_it.c.i - -.PHONY : stm32f0xx_it.i - -# target to preprocess a source file -stm32f0xx_it.c.i: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.i -.PHONY : stm32f0xx_it.c.i - -stm32f0xx_it.s: stm32f0xx_it.c.s - -.PHONY : stm32f0xx_it.s - -# target to generate assembly for a file -stm32f0xx_it.c.s: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.s -.PHONY : stm32f0xx_it.c.s - -system_stm32f0xx.o: system_stm32f0xx.c.o - -.PHONY : system_stm32f0xx.o - -# target to build an object file -system_stm32f0xx.c.o: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o -.PHONY : system_stm32f0xx.c.o - -system_stm32f0xx.i: system_stm32f0xx.c.i - -.PHONY : system_stm32f0xx.i - -# target to preprocess a source file -system_stm32f0xx.c.i: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.i -.PHONY : system_stm32f0xx.c.i - -system_stm32f0xx.s: system_stm32f0xx.c.s - -.PHONY : system_stm32f0xx.s - -# target to generate assembly for a file -system_stm32f0xx.c.s: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.s -.PHONY : system_stm32f0xx.c.s - -# Help Target -help: - @echo "The following are some of the valid targets for this Makefile:" - @echo "... all (the default if no target is provided)" - @echo "... clean" - @echo "... depend" - @echo "... rebuild_cache" - @echo "... CSources" - @echo "... edit_cache" - @echo "... main.o" - @echo "... main.i" - @echo "... main.s" - @echo "... stm32f0xx_it.o" - @echo "... stm32f0xx_it.i" - @echo "... stm32f0xx_it.s" - @echo "... system_stm32f0xx.o" - @echo "... system_stm32f0xx.i" - @echo "... system_stm32f0xx.s" -.PHONY : help - - - -#============================================================================= -# Special targets to cleanup operation of make. - -# Special rule to run CMake to check the build system integrity. -# No rule that depends on this can have commands that come from listfiles -# because they might be regenerated. -cmake_check_build_system: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 -.PHONY : cmake_check_build_system - diff --git a/bsl/cmakeLowLayer/build/cmake_install.cmake b/bsl/cmakeLowLayer/build/cmake_install.cmake deleted file mode 100644 index 9a7f336..0000000 --- a/bsl/cmakeLowLayer/build/cmake_install.cmake +++ /dev/null @@ -1,57 +0,0 @@ -# Install script for directory: /home/key/github/KED/bsl/cmakeLowLayer - -# Set the install prefix -if(NOT DEFINED CMAKE_INSTALL_PREFIX) - set(CMAKE_INSTALL_PREFIX "/usr/local") -endif() -string(REGEX REPLACE "/$" "" CMAKE_INSTALL_PREFIX "${CMAKE_INSTALL_PREFIX}") - -# Set the install configuration name. -if(NOT DEFINED CMAKE_INSTALL_CONFIG_NAME) - if(BUILD_TYPE) - string(REGEX REPLACE "^[^A-Za-z0-9_]+" "" - CMAKE_INSTALL_CONFIG_NAME "${BUILD_TYPE}") - else() - set(CMAKE_INSTALL_CONFIG_NAME "") - endif() - message(STATUS "Install configuration: \"${CMAKE_INSTALL_CONFIG_NAME}\"") -endif() - -# Set the component getting installed. -if(NOT CMAKE_INSTALL_COMPONENT) - if(COMPONENT) - message(STATUS "Install component: \"${COMPONENT}\"") - set(CMAKE_INSTALL_COMPONENT "${COMPONENT}") - else() - set(CMAKE_INSTALL_COMPONENT) - endif() -endif() - -# Install shared libraries without execute permission? -if(NOT DEFINED CMAKE_INSTALL_SO_NO_EXE) - set(CMAKE_INSTALL_SO_NO_EXE "1") -endif() - -# Is this installation the result of a crosscompile? -if(NOT DEFINED CMAKE_CROSSCOMPILING) - set(CMAKE_CROSSCOMPILING "TRUE") -endif() - -if(NOT CMAKE_INSTALL_LOCAL_ONLY) - # Include the install script for each subdirectory. - include("/home/key/github/KED/bsl/cmakeLowLayer/build/Drivers/cmake_install.cmake") - include("/home/key/github/KED/bsl/cmakeLowLayer/build/startup/cmake_install.cmake") - include("/home/key/github/KED/bsl/cmakeLowLayer/build/Src/cmake_install.cmake") - -endif() - -if(CMAKE_INSTALL_COMPONENT) - set(CMAKE_INSTALL_MANIFEST "install_manifest_${CMAKE_INSTALL_COMPONENT}.txt") -else() - set(CMAKE_INSTALL_MANIFEST "install_manifest.txt") -endif() - -string(REPLACE ";" "\n" CMAKE_INSTALL_MANIFEST_CONTENT - "${CMAKE_INSTALL_MANIFEST_FILES}") -file(WRITE "/home/key/github/KED/bsl/cmakeLowLayer/build/${CMAKE_INSTALL_MANIFEST}" - "${CMAKE_INSTALL_MANIFEST_CONTENT}") diff --git a/bsl/cmakeLowLayer/build/refOvenTest.bin b/bsl/cmakeLowLayer/build/refOvenTest.bin deleted file mode 100755 index 63488d3..0000000 Binary files a/bsl/cmakeLowLayer/build/refOvenTest.bin and /dev/null differ diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/ASM.includecache b/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/ASM.includecache deleted file mode 100644 index f72cac4..0000000 --- a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/ASM.includecache +++ /dev/null @@ -1,10 +0,0 @@ -#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) - -#IncludeRegexScan: ^.*$ - -#IncludeRegexComplain: ^$ - -#IncludeRegexTransform: - -/home/key/github/KED/bsl/cmakeLowLayer/startup/startup_stm32f042x6.s - diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake b/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake deleted file mode 100644 index 9ca08b6..0000000 --- a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake +++ /dev/null @@ -1,36 +0,0 @@ -# The set of languages for which implicit dependencies are needed: -set(CMAKE_DEPENDS_LANGUAGES - "ASM" - ) -# The set of files for implicit dependencies of each language: -set(CMAKE_DEPENDS_CHECK_ASM - "/home/key/github/KED/bsl/cmakeLowLayer/startup/startup_stm32f042x6.s" "/home/key/github/KED/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" - ) -set(CMAKE_ASM_COMPILER_ID "GNU") - -# Preprocessor definitions for this target. -set(CMAKE_TARGET_DEFINITIONS_ASM - "DATA_CACHE_ENABLE=0" - "HSE_STARTUP_TIMEOUT=100" - "HSE_VALUE=8000000" - "HSI_VALUE=8000000" - "INSTRUCTION_CACHE_ENABLE=0" - "LSE_STARTUP_TIMEOUT=5000" - "LSE_VALUE=32768" - "LSI_VALUE=40000" - "PREFETCH_ENABLE=1" - "STM32F042x6" - "USE_FULL_LL_DRIVER" - "VDD_VALUE=3300" - ) - -# The include file search paths: -set(CMAKE_ASM_TARGET_INCLUDE_PATH - ) - -# Targets to which this target links. -set(CMAKE_TARGET_LINKED_INFO_FILES - ) - -# Fortran module output directory. -set(CMAKE_Fortran_TARGET_MODULE_DIR "") diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/build.make b/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/build.make deleted file mode 100644 index 5aa53c9..0000000 --- a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/build.make +++ /dev/null @@ -1,91 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Delete rule output on recipe failure. -.DELETE_ON_ERROR: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/cmakeLowLayer - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/cmakeLowLayer/build - -# Include any dependencies generated for this target. -include startup/CMakeFiles/Startup.dir/depend.make - -# Include the progress variables for this target. -include startup/CMakeFiles/Startup.dir/progress.make - -# Include the compile flags for this target's objects. -include startup/CMakeFiles/Startup.dir/flags.make - -startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: startup/CMakeFiles/Startup.dir/flags.make -startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: ../startup/startup_stm32f042x6.s - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building ASM object startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/startup && /usr/bin/arm-none-eabi-gcc $(ASM_DEFINES) $(ASM_INCLUDES) $(ASM_FLAGS) -o CMakeFiles/Startup.dir/startup_stm32f042x6.s.o -c /home/key/github/KED/bsl/cmakeLowLayer/startup/startup_stm32f042x6.s - -# Object files for target Startup -Startup_OBJECTS = \ -"CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" - -# External object files for target Startup -Startup_EXTERNAL_OBJECTS = - -startup/libStartup.a: startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o -startup/libStartup.a: startup/CMakeFiles/Startup.dir/build.make -startup/libStartup.a: startup/CMakeFiles/Startup.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/cmakeLowLayer/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Linking ASM static library libStartup.a" - cd /home/key/github/KED/bsl/cmakeLowLayer/build/startup && $(CMAKE_COMMAND) -P CMakeFiles/Startup.dir/cmake_clean_target.cmake - cd /home/key/github/KED/bsl/cmakeLowLayer/build/startup && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/Startup.dir/link.txt --verbose=$(VERBOSE) - -# Rule to build all files generated by this target. -startup/CMakeFiles/Startup.dir/build: startup/libStartup.a - -.PHONY : startup/CMakeFiles/Startup.dir/build - -startup/CMakeFiles/Startup.dir/clean: - cd /home/key/github/KED/bsl/cmakeLowLayer/build/startup && $(CMAKE_COMMAND) -P CMakeFiles/Startup.dir/cmake_clean.cmake -.PHONY : startup/CMakeFiles/Startup.dir/clean - -startup/CMakeFiles/Startup.dir/depend: - cd /home/key/github/KED/bsl/cmakeLowLayer/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/cmakeLowLayer /home/key/github/KED/bsl/cmakeLowLayer/startup /home/key/github/KED/bsl/cmakeLowLayer/build /home/key/github/KED/bsl/cmakeLowLayer/build/startup /home/key/github/KED/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake --color=$(COLOR) -.PHONY : startup/CMakeFiles/Startup.dir/depend - diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/depend.internal b/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/depend.internal deleted file mode 100644 index 16572d9..0000000 --- a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/depend.internal +++ /dev/null @@ -1,5 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o - /home/key/github/KED/bsl/cmakeLowLayer/startup/startup_stm32f042x6.s diff --git a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/depend.make b/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/depend.make deleted file mode 100644 index bbd3047..0000000 --- a/bsl/cmakeLowLayer/build/startup/CMakeFiles/Startup.dir/depend.make +++ /dev/null @@ -1,5 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: ../startup/startup_stm32f042x6.s - diff --git a/bsl/cmakeLowLayer/build/startup/cmake_install.cmake b/bsl/cmakeLowLayer/build/startup/cmake_install.cmake deleted file mode 100644 index 8185e03..0000000 --- a/bsl/cmakeLowLayer/build/startup/cmake_install.cmake +++ /dev/null @@ -1,39 +0,0 @@ -# Install script for directory: /home/key/github/KED/bsl/cmakeLowLayer/startup - -# Set the install prefix -if(NOT DEFINED CMAKE_INSTALL_PREFIX) - set(CMAKE_INSTALL_PREFIX "/usr/local") -endif() -string(REGEX REPLACE "/$" "" CMAKE_INSTALL_PREFIX "${CMAKE_INSTALL_PREFIX}") - -# Set the install configuration name. -if(NOT DEFINED CMAKE_INSTALL_CONFIG_NAME) - if(BUILD_TYPE) - string(REGEX REPLACE "^[^A-Za-z0-9_]+" "" - CMAKE_INSTALL_CONFIG_NAME "${BUILD_TYPE}") - else() - set(CMAKE_INSTALL_CONFIG_NAME "") - endif() - message(STATUS "Install configuration: \"${CMAKE_INSTALL_CONFIG_NAME}\"") -endif() - -# Set the component getting installed. -if(NOT CMAKE_INSTALL_COMPONENT) - if(COMPONENT) - message(STATUS "Install component: \"${COMPONENT}\"") - set(CMAKE_INSTALL_COMPONENT "${COMPONENT}") - else() - set(CMAKE_INSTALL_COMPONENT) - endif() -endif() - -# Install shared libraries without execute permission? -if(NOT DEFINED CMAKE_INSTALL_SO_NO_EXE) - set(CMAKE_INSTALL_SO_NO_EXE "1") -endif() - -# Is this installation the result of a crosscompile? -if(NOT DEFINED CMAKE_CROSSCOMPILING) - set(CMAKE_CROSSCOMPILING "TRUE") -endif() - diff --git a/bsl/cmakeLowLayer/cppSrc/CMakeLists.txt b/bsl/cmakeLowLayer/cppSrc/CMakeLists.txt deleted file mode 100644 index 6f11806..0000000 --- a/bsl/cmakeLowLayer/cppSrc/CMakeLists.txt +++ /dev/null @@ -1,15 +0,0 @@ -project(CppSources) - - -set (CPP_SOURCES transfer.cpp) -set (CPP_INCLUDES .)#${C_INCLUDES} ) -set (CPP_FLAGS ${C_FLAGS}) -set (CPP_DEFS ${C_DEFS}) - -add_library(${PROJECT_NAME} ${CPP_SOURCES}) -target_compile_options(${PROJECT_NAME} PRIVATE ${CPP_FLAGS}) -target_compile_definitions(${PROJECT_NAME} PRIVATE ${CPP_DEFS}) -target_include_directories(${PROJECT_NAME} PUBLIC ${CPP_INCLUDES}) - -#To create an alias to be used on the main CMAKE. -add_library(sub::cppSources ALIAS ${PROJECT_NAME}) diff --git a/bsl/cmakeLowLayer/cppSrc/transfer.cpp b/bsl/cmakeLowLayer/cppSrc/transfer.cpp deleted file mode 100644 index 6037e76..0000000 --- a/bsl/cmakeLowLayer/cppSrc/transfer.cpp +++ /dev/null @@ -1,14 +0,0 @@ -#include "transfer.h" - -int cppHook() -{ - while (1) - { - /* USER CODE END WHILE */ - LL_GPIO_TogglePin(LED_G_GPIO_Port,LED_G_Pin); - LL_mDelay(500); - /* USER CODE BEGIN 3 */ - } - return 1; -} - diff --git a/bsl/cmakeLowLayer/cppSrc/transfer.h b/bsl/cmakeLowLayer/cppSrc/transfer.h deleted file mode 100644 index 0d89d46..0000000 --- a/bsl/cmakeLowLayer/cppSrc/transfer.h +++ /dev/null @@ -1,16 +0,0 @@ -#ifndef TRANSFER_H -#define TRANSFER_H - -#ifdef __cplusplus -extern "C" { -#endif -#include "main.h" - -int cppHook(); - -#ifdef __cplusplus -} // closing brace for extern "C" -#endif - -#endif /* TRASNFER_H */ - diff --git a/bsl/cmakeLowLayer/grep.txt b/bsl/cmakeLowLayer/grep.txt deleted file mode 100644 index 9acc96d..0000000 --- a/bsl/cmakeLowLayer/grep.txt +++ /dev/null @@ -1,40 +0,0 @@ -Cmake build dorectory exists --- The ASM compiler identification is GNU --- Found assembler: /usr/bin/arm-none-eabi-gcc --- The C compiler identification is GNU 7.3.1 --- The CXX compiler identification is GNU 7.3.1 --- Check for working C compiler: /usr/bin/arm-none-eabi-gcc --- Check for working C compiler: /usr/bin/arm-none-eabi-gcc -- works --- Detecting C compiler ABI info --- Detecting C compiler ABI info - done --- Detecting C compile features --- Detecting C compile features - done --- Check for working CXX compiler: /usr/bin/arm-none-eabi-g++ --- Check for working CXX compiler: /usr/bin/arm-none-eabi-g++ -- works --- Detecting CXX compiler ABI info --- Detecting CXX compiler ABI info - done --- Detecting CXX compile features --- Detecting CXX compile features - done --- Configuring done --- Generating done --- Build files have been written to: /home/key/github/KED/bsl/cmakeLowLayer/build -Scanning dependencies of target assembly_functions -Scanning dependencies of target cpp_functions -Scanning dependencies of target c_functions -[ 7%] Building ASM object CMakeFiles/assembly_functions.dir/startup/startup_stm32f042x6.s.o -[ 14%] Building CXX object CMakeFiles/cpp_functions.dir/cppSrc/transfer.cpp.o -[ 21%] Building C object CMakeFiles/c_functions.dir/Src/stm32f0xx_it.c.o -[ 28%] Building C object CMakeFiles/c_functions.dir/Src/system_stm32f0xx.c.o -[ 35%] Linking ASM static library libassembly_functions.a -[ 35%] Built target assembly_functions -[ 42%] Building C object CMakeFiles/c_functions.dir/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o -[ 50%] Building C object CMakeFiles/c_functions.dir/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o -[ 57%] Linking CXX static library libcpp_functions.a -[ 64%] Building C object CMakeFiles/c_functions.dir/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o -[ 71%] Building C object CMakeFiles/c_functions.dir/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o -[ 71%] Built target cpp_functions -[ 78%] Building C object CMakeFiles/c_functions.dir/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o -[ 85%] Linking C static library libc_functions.a -[ 85%] Built target c_functions -Scanning dependencies of target refOvenTest.out -[ 92%] Building C object CMakeFiles/refOvenTest.out.dir/Src/main.c.o diff --git a/bsl/cmakeLowLayer/oldStmFile/Makefile b/bsl/cmakeLowLayer/oldStmFile/Makefile deleted file mode 100644 index 37864a8..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/Makefile +++ /dev/null @@ -1,188 +0,0 @@ -########################################################################################################################## -# File automatically-generated by tool: [projectgenerator] version: [3.14.1] date: [Wed Sep 22 16:48:53 CEST 2021] -########################################################################################################################## - -# ------------------------------------------------ -# Generic Makefile (based on gcc) -# -# ChangeLog : -# 2017-02-10 - Several enhancements + project update mode -# 2015-07-22 - first version -# ------------------------------------------------ - -###################################### -# target -###################################### -TARGET = cmakeLowLayer - - -###################################### -# building variables -###################################### -# debug build? -DEBUG = 1 -# optimization -OPT = -Og - - -####################################### -# paths -####################################### -# Build path -BUILD_DIR = build - -###################################### -# source -###################################### -# C sources -C_SOURChS = \ -Src/main.c \ -Src/stm32f0xx_it.c \ -Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c \ -Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c \ -Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c \ -Src/system_stm32f0xx.c \ -Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c \ -Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c - -# ASM sources -ASM_SOURCES = \ -startup_stm32f042x6.s - - -####################################### -# binaries -####################################### -PREFIX = arm-none-eabi- -# The gcc compiler bin path can be either defined in make command via GCC_PATH variable (> make GCC_PATH=xxx) -# either it can be added to the PATH environment variable. -ifdef GCC_PATH -CC = $(GCC_PATH)/$(PREFIX)gcc -AS = $(GCC_PATH)/$(PREFIX)gcc -x assembler-with-cpp -CP = $(GCC_PATH)/$(PREFIX)objcopy -SZ = $(GCC_PATH)/$(PREFIX)size -else -CC = $(PREFIX)gcc -AS = $(PREFIX)gcc -x assembler-with-cpp -CP = $(PREFIX)objcopy -SZ = $(PREFIX)size -endif -HEX = $(CP) -O ihex -BIN = $(CP) -O binary -S - -####################################### -# CFLAGS -####################################### -# cpu -CPU = -mcpu=cortex-m0 - -# fpu -# NONE for Cortex-M0/M0+/M3 - -# float-abi - - -# mcu -MCU = $(CPU) -m-mthumbthumb $(FPU) $(FLOAT-ABI) - -# macros for gcc -# AS defines -AS_DEFS = - -# C defines -C_DEFS = \ --DUSE_FULL_LL_DRIVER \ --DSTM32F042x6 \ --DHSE_VALUE=8000000 \ --DHSE_STARTUP_TIMEOUT=100 \ --DLSE_STARTUP_TIMEOUT=5000 \ --DLSE_VALUE=32768 \ --DHSI_VALUE=8000000 \ --DLSI_VALUE=40000 \ --DVDD_VALUE=3300 \ --DPREFETCH_ENABLE=1 \ --DINSTRUCTION_CACHE_ENABLE=0 \ --DDATA_CACHE_ENABLE=0 - - -# AS includes -AS_INCLUDES = - -# C includes -C_INCLUDES = \ --IInc \ --IDrivers/STM32F0xx_HAL_Driver/Inc \ --IDrivers/CMSIS/Device/ST/STM32F0xx/Include \ --IDrivers/CMSIS/Include - - -# compile gcc flags -ASFLAGS = $(MCU) $(AS_DEFS) $(AS_INCLUDES) $(OPT) -Wall -fdata-sections -ffunction-sections - -CFLAGS = $(MCU) $(C_DEFS) $(C_INCLUDES) $(OPT) -Wall -fdata-sections -ffunction-sections - -ifeq ($(DEBUG), 1) -CFLAGS += -g -gdwarf-2 -endif - - -# Generate dependency information -CFLAGS += -MMD -MP -MF"$(@:%.o=%.d)" - - -####################################### -# LDFLAGS -####################################### -# link script -LDSCRIPT = STM32F042K6Tx_FLASH.ld - -# libraries -LIBS = -lc -lm -lnosys -LIBDIR = -LDFLAGS = $(MCU) -specs=nano.specs -T$(LDSCRIPT) $(LIBDIR) $(LIBS) -Wl,-Map=$(BUILD_DIR)/$(TARGET).map,--cref -Wl,--gc-sections - -# default action: build all -all: $(BUILD_DIR)/$(TARGET).elf $(BUILD_DIR)/$(TARGET).hex $(BUILD_DIR)/$(TARGET).bin - - -####################################### -# build the application -####################################### -# list of objects -OBJECTS = $(addprefix $(BUILD_DIR)/,$(notdir $(C_SOURCES:.c=.o))) -vpath %.c $(sort $(dir $(C_SOURCES))) -# list of ASM program objects -OBJECTS += $(addprefix $(BUILD_DIR)/,$(notdir $(ASM_SOURCES:.s=.o))) -vpath %.s $(sort $(dir $(ASM_SOURCES))) - -$(BUILD_DIR)/%.o: %.c Makefile | $(BUILD_DIR) - $(CC) -c $(CFLAGS) -Wa,-a,-ad,-alms=$(BUILD_DIR)/$(notdir $(<:.c=.lst)) $< -o $@ - -$(BUILD_DIR)/%.o: %.s Makefile | $(BUILD_DIR) - $(AS) -c $(CFLAGS) $< -o $@ - -$(BUILD_DIR)/$(TARGET).elf: $(OBJECTS) Makefile - $(CC) $(OBJECTS) $(LDFLAGS) -o $@ - $(SZ) $@ - -$(BUILD_DIR)/%.hex: $(BUILD_DIR)/%.elf | $(BUILD_DIR) - $(HEX) $< $@ - -$(BUILD_DIR)/%.bin: $(BUILD_DIR)/%.elf | $(BUILD_DIR) - $(BIN) $< $@ - -$(BUILD_DIR): - mkdir $@ - -####################################### -# clean up -####################################### -clean: - -rm -fR $(BUILD_DIR) - -####################################### -# dependencies -####################################### --include $(wildcard $(BUILD_DIR)/*.d) - -# *** EOF *** diff --git a/bsl/cmakeLowLayer/oldStmFile/build/cmakeLowLayer.bin b/bsl/cmakeLowLayer/oldStmFile/build/cmakeLowLayer.bin deleted file mode 100644 index 5c4b8e8..0000000 Binary files a/bsl/cmakeLowLayer/oldStmFile/build/cmakeLowLayer.bin and /dev/null differ diff --git a/bsl/cmakeLowLayer/oldStmFile/build/main.lst b/bsl/cmakeLowLayer/oldStmFile/build/main.lst deleted file mode 100644 index 4843583..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/build/main.lst +++ /dev/null @@ -1,6441 +0,0 @@ -ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 1 - - - 1 .cpu cortex-m0 - 2 .eabi_attribute 20, 1 - 3 .eabi_attribute 21, 1 - 4 .eabi_attribute 23, 3 - 5 .eabi_attribute 24, 1 - 6 .eabi_attribute 25, 1 - 7 .eabi_attribute 26, 1 - 8 .eabi_attribute 30, 1 - 9 .eabi_attribute 34, 0 - 10 .eabi_attribute 18, 4 - 11 .file "main.c" - 12 .text - 13 .Ltext0: - 14 .cfi_sections .debug_frame - 15 .section .text.MX_GPIO_Init,"ax",%progbits - 16 .align 1 - 17 .arch armv6s-m - 18 .syntax unified - 19 .code 16 - 20 .thumb_func - 21 .fpu softvfp - 23 MX_GPIO_Init: - 24 .LFB419: - 25 .file 1 "Src/main.c" - 1:Src/main.c **** /* USER CODE BEGIN Header */ - 2:Src/main.c **** /** - 3:Src/main.c **** ****************************************************************************** - 4:Src/main.c **** * @file : main.c - 5:Src/main.c **** * @brief : Main program body - 6:Src/main.c **** ****************************************************************************** - 7:Src/main.c **** * @attention - 8:Src/main.c **** * - 9:Src/main.c **** *

© Copyright (c) 2021 STMicroelectronics. - 10:Src/main.c **** * All rights reserved.

- 11:Src/main.c **** * - 12:Src/main.c **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Src/main.c **** * the "License"; You may not use this file except in compliance with the - 14:Src/main.c **** * License. You may obtain a copy of the License at: - 15:Src/main.c **** * opensource.org/licenses/BSD-3-Clause - 16:Src/main.c **** * - 17:Src/main.c **** ****************************************************************************** - 18:Src/main.c **** */ - 19:Src/main.c **** /* USER CODE END Header */ - 20:Src/main.c **** /* Includes ------------------------------------------------------------------*/ - 21:Src/main.c **** #include "main.h" - 22:Src/main.c **** - 23:Src/main.c **** /* Private includes ----------------------------------------------------------*/ - 24:Src/main.c **** /* USER CODE BEGIN Includes */ - 25:Src/main.c **** - 26:Src/main.c **** /* USER CODE END Includes */ - 27:Src/main.c **** - 28:Src/main.c **** /* Private typedef -----------------------------------------------------------*/ - 29:Src/main.c **** /* USER CODE BEGIN PTD */ - 30:Src/main.c **** - 31:Src/main.c **** /* USER CODE END PTD */ - 32:Src/main.c **** - 33:Src/main.c **** /* Private define ------------------------------------------------------------*/ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 2 - - - 34:Src/main.c **** /* USER CODE BEGIN PD */ - 35:Src/main.c **** /* USER CODE END PD */ - 36:Src/main.c **** - 37:Src/main.c **** /* Private macro -------------------------------------------------------------*/ - 38:Src/main.c **** /* USER CODE BEGIN PM */ - 39:Src/main.c **** - 40:Src/main.c **** /* USER CODE END PM */ - 41:Src/main.c **** - 42:Src/main.c **** /* Private variables ---------------------------------------------------------*/ - 43:Src/main.c **** - 44:Src/main.c **** /* USER CODE BEGIN PV */ - 45:Src/main.c **** - 46:Src/main.c **** /* USER CODE END PV */ - 47:Src/main.c **** - 48:Src/main.c **** /* Private function prototypes -----------------------------------------------*/ - 49:Src/main.c **** void SystemClock_Config(void); - 50:Src/main.c **** static void MX_GPIO_Init(void); - 51:Src/main.c **** /* USER CODE BEGIN PFP */ - 52:Src/main.c **** - 53:Src/main.c **** /* USER CODE END PFP */ - 54:Src/main.c **** - 55:Src/main.c **** /* Private user code ---------------------------------------------------------*/ - 56:Src/main.c **** /* USER CODE BEGIN 0 */ - 57:Src/main.c **** - 58:Src/main.c **** /* USER CODE END 0 */ - 59:Src/main.c **** - 60:Src/main.c **** /** - 61:Src/main.c **** * @brief The application entry point. - 62:Src/main.c **** * @retval int - 63:Src/main.c **** */ - 64:Src/main.c **** int main(void) - 65:Src/main.c **** { - 66:Src/main.c **** /* USER CODE BEGIN 1 */ - 67:Src/main.c **** - 68:Src/main.c **** /* USER CODE END 1 */ - 69:Src/main.c **** - 70:Src/main.c **** /* MCU Configuration--------------------------------------------------------*/ - 71:Src/main.c **** - 72:Src/main.c **** /* Reset of all peripherals, Initializes the Flash interface and the Systick. */ - 73:Src/main.c **** - 74:Src/main.c **** LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_SYSCFG); - 75:Src/main.c **** LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR); - 76:Src/main.c **** - 77:Src/main.c **** /* System interrupt init*/ - 78:Src/main.c **** /* SysTick_IRQn interrupt configuration */ - 79:Src/main.c **** NVIC_SetPriority(SysTick_IRQn, 3); - 80:Src/main.c **** - 81:Src/main.c **** /* USER CODE BEGIN Init */ - 82:Src/main.c **** - 83:Src/main.c **** /* USER CODE END Init */ - 84:Src/main.c **** - 85:Src/main.c **** /* Configure the system clock */ - 86:Src/main.c **** SystemClock_Config(); - 87:Src/main.c **** - 88:Src/main.c **** /* USER CODE BEGIN SysInit */ - 89:Src/main.c **** - 90:Src/main.c **** /* USER CODE END SysInit */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 3 - - - 91:Src/main.c **** - 92:Src/main.c **** /* Initialize all configured peripherals */ - 93:Src/main.c **** MX_GPIO_Init(); - 94:Src/main.c **** /* USER CODE BEGIN 2 */ - 95:Src/main.c **** - 96:Src/main.c **** /* USER CODE END 2 */ - 97:Src/main.c **** - 98:Src/main.c **** /* Infinite loop */ - 99:Src/main.c **** /* USER CODE BEGIN WHILE */ - 100:Src/main.c **** while (1) - 101:Src/main.c **** { - 102:Src/main.c **** /* USER CODE END WHILE */ - 103:Src/main.c **** LL_GPIO_TogglePin(LED_G_GPIO_Port,LED_G_Pin); - 104:Src/main.c **** LL_mDelay(500); - 105:Src/main.c **** /* USER CODE BEGIN 3 */ - 106:Src/main.c **** } - 107:Src/main.c **** /* USER CODE END 3 */ - 108:Src/main.c **** } - 109:Src/main.c **** - 110:Src/main.c **** /** - 111:Src/main.c **** * @brief System Clock Configuration - 112:Src/main.c **** * @retval None - 113:Src/main.c **** */ - 114:Src/main.c **** void SystemClock_Config(void) - 115:Src/main.c **** { - 116:Src/main.c **** LL_FLASH_SetLatency(LL_FLASH_LATENCY_0); - 117:Src/main.c **** while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0) - 118:Src/main.c **** { - 119:Src/main.c **** } - 120:Src/main.c **** LL_RCC_HSI_Enable(); - 121:Src/main.c **** - 122:Src/main.c **** /* Wait till HSI is ready */ - 123:Src/main.c **** while(LL_RCC_HSI_IsReady() != 1) - 124:Src/main.c **** { - 125:Src/main.c **** - 126:Src/main.c **** } - 127:Src/main.c **** LL_RCC_HSI_SetCalibTrimming(16); - 128:Src/main.c **** LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); - 129:Src/main.c **** LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); - 130:Src/main.c **** LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI); - 131:Src/main.c **** - 132:Src/main.c **** /* Wait till System clock is ready */ - 133:Src/main.c **** while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) - 134:Src/main.c **** { - 135:Src/main.c **** - 136:Src/main.c **** } - 137:Src/main.c **** LL_Init1msTick(8000000); - 138:Src/main.c **** LL_SetSystemCoreClock(8000000); - 139:Src/main.c **** } - 140:Src/main.c **** - 141:Src/main.c **** /** - 142:Src/main.c **** * @brief GPIO Initialization Function - 143:Src/main.c **** * @param None - 144:Src/main.c **** * @retval None - 145:Src/main.c **** */ - 146:Src/main.c **** static void MX_GPIO_Init(void) - 147:Src/main.c **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 4 - - - 26 .loc 1 147 1 view -0 - 27 .cfi_startproc - 28 @ args = 0, pretend = 0, frame = 32 - 29 @ frame_needed = 0, uses_anonymous_args = 0 - 30 0000 00B5 push {lr} - 31 .LCFI0: - 32 .cfi_def_cfa_offset 4 - 33 .cfi_offset 14, -4 - 34 0002 89B0 sub sp, sp, #36 - 35 .LCFI1: - 36 .cfi_def_cfa_offset 40 - 148:Src/main.c **** LL_GPIO_InitTypeDef GPIO_InitStruct = {0}; - 37 .loc 1 148 3 view .LVU1 - 38 .loc 1 148 23 is_stmt 0 view .LVU2 - 39 0004 1822 movs r2, #24 - 40 0006 0021 movs r1, #0 - 41 0008 02A8 add r0, sp, #8 - 42 000a FFF7FEFF bl memset - 43 .LVL0: - 149:Src/main.c **** - 150:Src/main.c **** /* GPIO Ports Clock Enable */ - 151:Src/main.c **** LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB); - 44 .loc 1 151 3 is_stmt 1 view .LVU3 - 45 .LBB34: - 46 .LBI34: - 47 .file 2 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @file stm32f0xx_ll_bus.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Header file of BUS LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** @verbatim - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ##### RCC Limitations ##### - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ============================================================================== - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** [..] - 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** A delay between an RCC peripheral clock enable and the effective peripheral - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** enabling should be taken into account in order to manage the peripheral read/write - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** from/to registers. - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (+) This delay depends on the peripheral mapping. - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (++) AHB & APB peripherals, 1 dummy read is necessary - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** [..] - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** Workarounds: - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (#) For AHB & APB peripherals, a dummy read to the peripheral register has been - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** inserted in each LL_{BUS}_GRP{x}_EnableClock() function. - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** @endverbatim - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @attention - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** *

© Copyright (c) 2016 STMicroelectronics. - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * All rights reserved.

- 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * This software component is licensed by ST under BSD 3-Clause license, - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * the "License"; You may not use this file except in compliance with the - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * License. You may obtain a copy of the License at: - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 5 - - - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * opensource.org/licenses/BSD-3-Clause - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #ifndef __STM32F0xx_LL_BUS_H - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define __STM32F0xx_LL_BUS_H - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #ifdef __cplusplus - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** extern "C" { - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #include "stm32f0xx.h" - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @addtogroup STM32F0xx_LL_Driver - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(RCC) - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL BUS - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/ - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/ - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/ - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/ - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH AHB1 GRP1 PERIPH - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1 RCC_AHBENR_DMA1EN - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(DMA2) - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2 RCC_AHBENR_DMA2EN - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*DMA2*/ - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM RCC_AHBENR_SRAMEN - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH RCC_AHBENR_FLITFEN - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA RCC_AHBENR_GPIOAEN - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB RCC_AHBENR_GPIOBEN - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC RCC_AHBENR_GPIOCEN - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(GPIOD) - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD RCC_AHBENR_GPIODEN - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*GPIOD*/ - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(GPIOE) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 6 - - - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE RCC_AHBENR_GPIOEEN - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*GPIOE*/ - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF RCC_AHBENR_GPIOFEN - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TSC) - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHBENR_TSCEN - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TSC*/ - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH APB1 GRP1 PERIPH - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM2) - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2 RCC_APB1ENR_TIM2EN - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM2*/ - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR_TIM3EN - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM6) - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM6*/ - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM7) - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7 RCC_APB1ENR_TIM7EN - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM7*/ - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14 RCC_APB1ENR_TIM14EN - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG RCC_APB1ENR_WWDGEN - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(SPI2) - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2 RCC_APB1ENR_SPI2EN - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*SPI2*/ - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART2) - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2 RCC_APB1ENR_USART2EN - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART2 */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART3) - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3 RCC_APB1ENR_USART3EN - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART3 */ - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART4) - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4 RCC_APB1ENR_USART4EN - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART4 */ - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART5) - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART5 RCC_APB1ENR_USART5EN - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART5 */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1 RCC_APB1ENR_I2C1EN - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(I2C2) - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2 RCC_APB1ENR_I2C2EN - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*I2C2*/ - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USB) - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB RCC_APB1ENR_USBEN - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USB */ - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CAN) - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN RCC_APB1ENR_CANEN - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CAN*/ - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CRS) - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS RCC_APB1ENR_CRSEN - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CRS*/ - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR RCC_APB1ENR_PWREN - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(DAC) - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1 RCC_APB1ENR_DACEN - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 7 - - - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*DAC*/ - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CEC) - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC RCC_APB1ENR_CECEN - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CEC*/ - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH APB1 GRP2 PERIPH - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SYSCFG RCC_APB2ENR_SYSCFGEN - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ADC1 RCC_APB2ENR_ADC1EN - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART8) - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART8 RCC_APB2ENR_USART8EN - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART8*/ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART7) - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART7 RCC_APB2ENR_USART7EN - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART7*/ - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART6) - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART6 RCC_APB2ENR_USART6EN - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART6*/ - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM1 RCC_APB2ENR_TIM1EN - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SPI1 RCC_APB2ENR_SPI1EN - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART1 RCC_APB2ENR_USART1EN - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM15) - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM15 RCC_APB2ENR_TIM15EN - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM15*/ - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM16 RCC_APB2ENR_TIM16EN - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM17 RCC_APB2ENR_TIM17EN - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_DBGMCU RCC_APB2ENR_DBGMCUEN - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/ - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/ - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1 - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Enable AHB1 peripherals clock. - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_EnableClock\n - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_EnableClock\n - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_EnableClock\n - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_EnableClock\n - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_EnableClock\n - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 8 - - - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_EnableClock\n - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_EnableClock\n - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_EnableClock\n - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_EnableClock\n - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_EnableClock\n - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_EnableClock\n - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_EnableClock - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) - 48 .loc 2 227 22 view .LVU4 - 49 .LBB35: - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __IO uint32_t tmpreg; - 50 .loc 2 229 3 view .LVU5 - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->AHBENR, Periphs); - 51 .loc 2 230 3 view .LVU6 - 52 000e 0A4A ldr r2, .L2 - 53 0010 5169 ldr r1, [r2, #20] - 54 0012 8020 movs r0, #128 - 55 0014 C002 lsls r0, r0, #11 - 56 0016 0143 orrs r1, r0 - 57 0018 5161 str r1, [r2, #20] - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Delay after an RCC peripheral clock enabling */ - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** tmpreg = READ_BIT(RCC->AHBENR, Periphs); - 58 .loc 2 232 3 view .LVU7 - 59 .loc 2 232 12 is_stmt 0 view .LVU8 - 60 001a 5369 ldr r3, [r2, #20] - 61 001c 0340 ands r3, r0 - 62 .loc 2 232 10 view .LVU9 - 63 001e 0193 str r3, [sp, #4] - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 64 .loc 2 233 3 is_stmt 1 view .LVU10 - 65 0020 019B ldr r3, [sp, #4] - 66 .LVL1: - 67 .loc 2 233 3 is_stmt 0 view .LVU11 - 68 .LBE35: - 69 .LBE34: - 152:Src/main.c **** - 153:Src/main.c **** /**/ - 154:Src/main.c **** LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin); - 70 .loc 1 154 3 is_stmt 1 view .LVU12 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 9 - - - 71 .LBB36: - 72 .LBI36: - 73 .file 3 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @file stm32f0xx_ll_gpio.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Header file of GPIO LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #ifndef __STM32F0xx_LL_GPIO_H - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define __STM32F0xx_LL_GPIO_H - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #ifdef __cplusplus - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** extern "C" { - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/ - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #include "stm32f0xx.h" - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @addtogroup STM32F0xx_LL_Driver - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/ - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/ - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/ - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER) - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/ - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 10 - - - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/ - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER) - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief LL GPIO Init Structure definition - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** typedef struct - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Pin; /*!< Specifies the GPIO pins to be configured. - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be any value of @ref GPIO_LL_EC_PIN */ - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Mode; /*!< Specifies the operating mode for the selected pins. - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_MODE. - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Speed; /*!< Specifies the speed for the selected pins. - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_SPEED. - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t OutputType; /*!< Specifies the operating output type for the selected pins. - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_OUTPUT. - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Pull; /*!< Specifies the operating Pull-up/Pull down for the selected pins. - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_PULL. - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Alternate; /*!< Specifies the Peripheral to be connected to the selected pins. - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_AF. - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } LL_GPIO_InitTypeDef; - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */ - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/ - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_0 GPIO_BSRR_BS_0 /*!< Select pin 0 */ - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_1 GPIO_BSRR_BS_1 /*!< Select pin 1 */ - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_2 GPIO_BSRR_BS_2 /*!< Select pin 2 */ - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_3 GPIO_BSRR_BS_3 /*!< Select pin 3 */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 11 - - - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_4 GPIO_BSRR_BS_4 /*!< Select pin 4 */ - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_5 GPIO_BSRR_BS_5 /*!< Select pin 5 */ - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_6 GPIO_BSRR_BS_6 /*!< Select pin 6 */ - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_7 GPIO_BSRR_BS_7 /*!< Select pin 7 */ - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_8 GPIO_BSRR_BS_8 /*!< Select pin 8 */ - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_9 GPIO_BSRR_BS_9 /*!< Select pin 9 */ - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_10 GPIO_BSRR_BS_10 /*!< Select pin 10 */ - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_11 GPIO_BSRR_BS_11 /*!< Select pin 11 */ - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_12 GPIO_BSRR_BS_12 /*!< Select pin 12 */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_13 GPIO_BSRR_BS_13 /*!< Select pin 13 */ - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_14 GPIO_BSRR_BS_14 /*!< Select pin 14 */ - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_15 GPIO_BSRR_BS_15 /*!< Select pin 15 */ - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1 | GPIO_BSRR_BS_2 | \ - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_3 | GPIO_BSRR_BS_4 | GPIO_BSRR_BS_5 | \ - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_6 | GPIO_BSRR_BS_7 | GPIO_BSRR_BS_8 | \ - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_9 | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \ - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \ - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_15) /*!< Select all pins */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT (0x00000000U) /*!< Select input mode */ - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT GPIO_MODER_MODER0_0 /*!< Select output mode */ - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE GPIO_MODER_MODER0_1 /*!< Select alternate function mode - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG GPIO_MODER_MODER0 /*!< Select analog mode */ - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL (0x00000000U) /*!< Select push-pull as output type */ - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN GPIO_OTYPER_OT_0 /*!< Select open-drain as output type * - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW (0x00000000U) /*!< Select I/O low output speed */ - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM GPIO_OSPEEDR_OSPEEDR0_0 /*!< Select I/O medium output sp - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDR_OSPEEDR0 /*!< Select I/O high output spee - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW LL_GPIO_SPEED_FREQ_LOW - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM LL_GPIO_SPEED_FREQ_MEDIUM - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH LL_GPIO_SPEED_FREQ_HIGH - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 12 - - - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_NO (0x00000000U) /*!< Select I/O no pull */ - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_UP GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */ - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */ - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_0 (0x0000000U) /*!< Select alternate function 0 */ - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_1 (0x0000001U) /*!< Select alternate function 1 */ - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_2 (0x0000002U) /*!< Select alternate function 2 */ - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_3 (0x0000003U) /*!< Select alternate function 3 */ - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_4 (0x0000004U) /*!< Select alternate function 4 */ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_5 (0x0000005U) /*!< Select alternate function 5 */ - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_6 (0x0000006U) /*!< Select alternate function 6 */ - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_7 (0x0000007U) /*!< Select alternate function 7 */ - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/ - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Write a value in GPIO register - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __INSTANCE__ GPIO Instance - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __REG__ Register to be written - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __VALUE__ Value to be written in the register - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Read a value in GPIO register - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __INSTANCE__ GPIO Instance - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __REG__ Register to be read - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Register value - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 13 - - - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/ - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio mode for a dedicated pin on dedicated port. - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll MODER MODEy LL_GPIO_SetPinMode - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Mode This parameter can be one of the following values: - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_INPUT - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_OUTPUT - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_ALTERNATE - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_ANALOG - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode)); - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio mode for a dedicated pin on dedicated port. - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll MODER MODEy LL_GPIO_GetPinMode - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 14 - - - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_INPUT - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_OUTPUT - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_ALTERNATE - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_ANALOG - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin) - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0)) / (Pin * Pin)); - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio output type for several pins on dedicated port. - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Output type as to be set when gpio pin is in output or - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * alternate modes. Possible type are Push-pull or Open-drain. - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll OTYPER OTy LL_GPIO_SetPinOutputType - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param OutputType This parameter can be one of the following values: - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_OUTPUT_PUSHPULL - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType)); - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 15 - - - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio output type for several pins on dedicated port. - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Output type as to be set when gpio pin is in output or - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * alternate modes. Possible type are Push-pull or Open-drain. - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll OTYPER OTy LL_GPIO_GetPinOutputType - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_OUTPUT_PUSHPULL - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin) - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin); - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio speed for a dedicated pin on dedicated port. - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note I/O speed can be Low, Medium, Fast or High speed. - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Refer to datasheet for frequency specifications and the power - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * supply and load conditions for each speed. - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll OSPEEDR OSPEEDy LL_GPIO_SetPinSpeed - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 16 - - - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Speed This parameter can be one of the following values: - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_LOW - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_HIGH - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Speed) - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed)); - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio speed for a dedicated pin on dedicated port. - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note I/O speed can be Low, Medium, Fast or High speed. - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Refer to datasheet for frequency specifications and the power - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * supply and load conditions for each speed. - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll OSPEEDR OSPEEDy LL_GPIO_GetPinSpeed - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_LOW - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_HIGH - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin) - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0)) / (Pin * Pin)); - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port. - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll PUPDR PUPDy LL_GPIO_SetPinPull - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 17 - - - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pull This parameter can be one of the following values: - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_NO - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_UP - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_DOWN - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull) - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull)); - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio pull-up or pull-down for a dedicated pin on a dedicated port - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll PUPDR PUPDy LL_GPIO_GetPinPull - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_NO - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_UP - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_DOWN - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin) - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0)) / (Pin * Pin)); - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 18 - - - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Possible values are from AF0 to AF7 depending on target. - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll AFRL AFSELy LL_GPIO_SetAFPin_0_7 - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Alternate This parameter can be one of the following values: - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_0 - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_1 - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_2 - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_3 - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_4 - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_5 - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_6 - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_7 - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0), - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ((((Pin * Pin) * Pin) * Pin) * Alternate)); - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll AFRL AFSELy LL_GPIO_GetAFPin_0_7 - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_0 - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_1 - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_2 - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_3 - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_4 - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_5 - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_6 - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_7 - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin) - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 19 - - - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->AFR[0], - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0)) / (((Pin * Pin) * Pi - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Possible values are from AF0 to AF7 depending on target. - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll AFRH AFSELy LL_GPIO_SetAFPin_8_15 - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Alternate This parameter can be one of the following values: - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_0 - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_1 - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_2 - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_3 - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_4 - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_5 - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_6 - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_7 - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFR - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate)); - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Possible values are from AF0 to AF7 depending on target. - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll AFRH AFSELy LL_GPIO_GetAFPin_8_15 - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_0 - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_1 - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_2 - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_3 - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_4 - 624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_5 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 20 - - - 625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_6 - 626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_7 - 627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin) - 629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->AFR[1], - 631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AF - 632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U))); - 633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Lock configuration of several pins for a dedicated port. - 638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note When the lock sequence has been applied on a port bit, the - 639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * value of this port bit can no longer be modified until the - 640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * next reset. - 641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Each lock bit freezes a specific configuration register - 642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * (control and alternate function registers). - 643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll LCKR LCKK LL_GPIO_LockPin - 644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - 646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) - 666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __IO uint32_t temp; - 668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); - 669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** WRITE_REG(GPIOx->LCKR, PinMask); - 670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); - 671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** temp = READ_REG(GPIOx->LCKR); - 672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** (void) temp; - 673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return - 677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll LCKR LCKy LL_GPIO_IsPinLocked - 678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - 680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 21 - - - 682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval State of bit (1 or 0). - 698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask) - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)); - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return 1 if one of the pin of a dedicated port is locked. else return 0. - 706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll LCKR LCKK LL_GPIO_IsAnyPinLocked - 707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval State of bit (1 or 0). - 709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx) - 711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)); - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access - 720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return full input data register value for a dedicated port. - 725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll IDR IDy LL_GPIO_ReadInputPort - 726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Input data register value of port - 728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx) - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_REG(GPIOx->IDR)); - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return if input data level for several pins of dedicated port is high or low. - 736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll IDR IDy LL_GPIO_IsInputPinSet - 737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 22 - - - 739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval State of bit (1 or 0). - 757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) - 759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask)); - 761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Write output data register for the port. - 765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll ODR ODy LL_GPIO_WriteOutputPort - 766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PortValue Level value for each pin of the port - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue) - 771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** WRITE_REG(GPIOx->ODR, PortValue); - 773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return full output data register value for a dedicated port. - 777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll ODR ODy LL_GPIO_ReadOutputPort - 778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Output data register value of port - 780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx) - 782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_REG(GPIOx->ODR)); - 784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return if input data level for several pins of dedicated port is high or low. - 788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll ODR ODy LL_GPIO_IsOutputPinSet - 789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - 791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 794:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 795:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 23 - - - 796:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 797:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 798:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 799:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 800:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 801:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 802:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 803:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 804:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 805:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 806:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 807:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 808:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval State of bit (1 or 0). - 809:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 810:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) - 811:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 812:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask)); - 813:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 814:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 815:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 816:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Set several pins to high level on dedicated gpio port. - 817:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll BSRR BSy LL_GPIO_SetOutputPin - 818:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 819:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - 820:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 821:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 822:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 823:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 824:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 825:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 826:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 827:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 828:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 829:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 830:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 831:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 832:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 833:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 834:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 835:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 836:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 837:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 838:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 839:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) - 840:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 841:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** WRITE_REG(GPIOx->BSRR, PinMask); - 842:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 844:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Set several pins to low level on dedicated gpio port. - 846:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll BRR BRy LL_GPIO_ResetOutputPin - 847:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 848:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - 849:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 850:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 851:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 852:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 24 - - - 853:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 854:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 855:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 856:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 857:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 858:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 859:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 860:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 861:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 862:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 863:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 864:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 865:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 866:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 867:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 868:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) - 74 .loc 3 868 22 view .LVU13 - 75 .LBB37: - 869:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 870:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** WRITE_REG(GPIOx->BRR, PinMask); - 76 .loc 3 870 3 view .LVU14 - 77 0022 0648 ldr r0, .L2+4 - 78 0024 0823 movs r3, #8 - 79 0026 8362 str r3, [r0, #40] - 80 .LVL2: - 81 .loc 3 870 3 is_stmt 0 view .LVU15 - 82 .LBE37: - 83 .LBE36: - 155:Src/main.c **** - 156:Src/main.c **** /**/ - 157:Src/main.c **** GPIO_InitStruct.Pin = LED_G_Pin; - 84 .loc 1 157 3 is_stmt 1 view .LVU16 - 85 .loc 1 157 23 is_stmt 0 view .LVU17 - 86 0028 0293 str r3, [sp, #8] - 158:Src/main.c **** GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT; - 87 .loc 1 158 3 is_stmt 1 view .LVU18 - 88 .loc 1 158 24 is_stmt 0 view .LVU19 - 89 002a 073B subs r3, r3, #7 - 90 002c 0393 str r3, [sp, #12] - 159:Src/main.c **** GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW; - 91 .loc 1 159 3 is_stmt 1 view .LVU20 - 160:Src/main.c **** GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL; - 92 .loc 1 160 3 view .LVU21 - 161:Src/main.c **** GPIO_InitStruct.Pull = LL_GPIO_PULL_NO; - 93 .loc 1 161 3 view .LVU22 - 162:Src/main.c **** LL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct); - 94 .loc 1 162 3 view .LVU23 - 95 002e 02A9 add r1, sp, #8 - 96 0030 FFF7FEFF bl LL_GPIO_Init - 97 .LVL3: - 163:Src/main.c **** - 164:Src/main.c **** } - 98 .loc 1 164 1 is_stmt 0 view .LVU24 - 99 0034 09B0 add sp, sp, #36 - 100 @ sp needed - 101 0036 00BD pop {pc} - 102 .L3: - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 25 - - - 103 .align 2 - 104 .L2: - 105 0038 00100240 .word 1073876992 - 106 003c 00040048 .word 1207960576 - 107 .cfi_endproc - 108 .LFE419: - 110 .section .text.SystemClock_Config,"ax",%progbits - 111 .align 1 - 112 .global SystemClock_Config - 113 .syntax unified - 114 .code 16 - 115 .thumb_func - 116 .fpu softvfp - 118 SystemClock_Config: - 119 .LFB418: - 115:Src/main.c **** LL_FLASH_SetLatency(LL_FLASH_LATENCY_0); - 120 .loc 1 115 1 is_stmt 1 view -0 - 121 .cfi_startproc - 122 @ args = 0, pretend = 0, frame = 0 - 123 @ frame_needed = 0, uses_anonymous_args = 0 - 124 0000 10B5 push {r4, lr} - 125 .LCFI2: - 126 .cfi_def_cfa_offset 8 - 127 .cfi_offset 4, -8 - 128 .cfi_offset 14, -4 - 116:Src/main.c **** while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0) - 129 .loc 1 116 3 view .LVU26 - 130 .LVL4: - 131 .LBB38: - 132 .LBI38: - 133 .file 4 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @file stm32f0xx_ll_system.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Header file of SYSTEM LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** @verbatim - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ============================================================================== - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ##### How to use this driver ##### - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ============================================================================== - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** [..] - 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** The LL SYSTEM driver contains a set of generic APIs that can be - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** used by user: - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** (+) Some of the FLASH features need to be handled in the SYSTEM file. - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** (+) Access to DBGCMU registers - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** (+) Access to SYSCFG registers - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** @endverbatim - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ****************************************************************************** - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @attention - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** *

© Copyright (c) 2016 STMicroelectronics. - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * All rights reserved.

- 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * This software component is licensed by ST under BSD 3-Clause license, - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * the "License"; You may not use this file except in compliance with the - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * License. You may obtain a copy of the License at: - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 26 - - - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * opensource.org/licenses/BSD-3-Clause - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ****************************************************************************** - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #ifndef __STM32F0xx_LL_SYSTEM_H - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define __STM32F0xx_LL_SYSTEM_H - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #ifdef __cplusplus - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** extern "C" { - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/ - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #include "stm32f0xx.h" - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @addtogroup STM32F0xx_LL_Driver - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Private types -------------------------------------------------------------*/ - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/ - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/ - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/ - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/ - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG Remap - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH (uint32_t)0x00000000U /*!< - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH SYSCFG_CFGR1_MEM_MODE_0 /*!< - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /*!< - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_IR_MOD) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 27 - - - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IR_MOD SYSCFG IR Modulation - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_TIM16 (SYSCFG_CFGR1_IR_MOD_0 & SYSCFG_CFGR1_IR_MOD_1) /*!< Timer1 - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_USART1 (SYSCFG_CFGR1_IR_MOD_0) /*!< USART1 - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_USART4 (SYSCFG_CFGR1_IR_MOD_1) /*!< USART4 - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_IR_MOD */ - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_USART1TX_DMA_RMP) || defined(SYSCFG_CFGR1_USART1RX_DMA_RMP) || defined(SYS - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_USART1TX_RMP SYSCFG USART DMA Remap - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_USART1TX_DMA_RMP) - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART1TX_RMP_DMA1CH2 ((SYSCFG_CFGR1_USART1TX_DMA_RMP >> 8U) | (uint32_t)0x000 - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART1TX_RMP_DMA1CH4 ((SYSCFG_CFGR1_USART1TX_DMA_RMP >> 8U) | SYSCFG_CFGR1_US - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_USART1TX_DMA_RMP*/ - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_USART1RX_DMA_RMP) - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART1RX_RMP_DMA1CH3 ((SYSCFG_CFGR1_USART1RX_DMA_RMP >> 8U) | (uint32_t)0x000 - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART1RX_RMP_DMA1CH5 ((SYSCFG_CFGR1_USART1RX_DMA_RMP >> 8U) | SYSCFG_CFGR1_US - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_USART1RX_DMA_RMP*/ - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_USART2_DMA_RMP) - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART2_RMP_DMA1CH54 ((SYSCFG_CFGR1_USART2_DMA_RMP >> 8U) | (uint32_t)0x00000 - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART2_RMP_DMA1CH67 ((SYSCFG_CFGR1_USART2_DMA_RMP >> 8U) | SYSCFG_CFGR1_USAR - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_USART2_DMA_RMP*/ - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_USART3_DMA_RMP) - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART3_RMP_DMA1CH67 ((SYSCFG_CFGR1_USART3_DMA_RMP >> 8U) | (uint32_t)0x00000 - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART3_RMP_DMA1CH32 ((SYSCFG_CFGR1_USART3_DMA_RMP >> 8U) | SYSCFG_CFGR1_USAR - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USART3_DMA_RMP */ - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USART1TX_DMA_RMP || SYSCFG_CFGR1_USART1RX_DMA_RMP || SYSCFG_CFGR1_USART2_DMA - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_SPI2_DMA_RMP) - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SPI2_RMP_DMA1 SYSCFG SPI2 DMA Remap - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_SPI2_RMP_DMA1_CH45 (uint32_t)0x00000000U /*!< SPI2_RX and SPI2_TX DMA - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_SPI2_RMP_DMA1_CH67 SYSCFG_CFGR1_SPI2_DMA_RMP /*!< SPI2_RX and SPI2_TX DMA - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_SPI2_DMA_RMP*/ - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_I2C1_DMA_RMP) - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C1_RMP_DMA1 SYSCFG I2C1 DMA Remap - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C1_RMP_DMA1_CH32 (uint32_t)0x00000000U /*!< I2C1_RX and I2C1_TX DMA - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C1_RMP_DMA1_CH76 SYSCFG_CFGR1_I2C1_DMA_RMP /*!< I2C1_RX and I2C1_TX DMA - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 28 - - - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C1_DMA_RMP*/ - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC_DMA_RMP) - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC1_RMP_DMA1 SYSCFG ADC1 DMA Remap - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_ADC1_RMP_DMA1_CH1 (uint32_t)0x00000000U /*!< ADC DMA request mapped on - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_ADC1_RMP_DMA1_CH2 SYSCFG_CFGR1_ADC_DMA_RMP /*!< ADC DMA request mapped on - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC_DMA_RMP */ - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) || defined(SYSCFG_CFGR1_TIM17_DMA_RMP) || defined(SYSCFG_CF - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM16_RMP_DMA1 SYSCFG TIM DMA Remap - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM16_DMA_RMP2) - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH3 (((SYSCFG_CFGR1_TIM16_DMA_RMP | SYSCFG_CFGR1_TIM16_DMA_R - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH4 (((SYSCFG_CFGR1_TIM16_DMA_RMP | SYSCFG_CFGR1_TIM16_DMA_R - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM16_DMA_RMP2 >> 8U) | SYSCFG_CFGR1_TIM1 - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #else - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH3 ((SYSCFG_CFGR1_TIM16_DMA_RMP >> 8U) | (uint32_t)0x000000 - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH4 ((SYSCFG_CFGR1_TIM16_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM16 - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM16_DMA_RMP2 */ - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM16_DMA_RMP */ - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM17_DMA_RMP) - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM17_DMA_RMP2) - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH1 (((SYSCFG_CFGR1_TIM17_DMA_RMP | SYSCFG_CFGR1_TIM17_DMA_R - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH2 (((SYSCFG_CFGR1_TIM17_DMA_RMP | SYSCFG_CFGR1_TIM17_DMA_R - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH7 ((SYSCFG_CFGR1_TIM17_DMA_RMP2 >> 8U) | SYSCFG_CFGR1_TIM1 - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #else - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH1 ((SYSCFG_CFGR1_TIM17_DMA_RMP >> 8U) | (uint32_t)0x000000 - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH2 ((SYSCFG_CFGR1_TIM17_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM17 - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM17_DMA_RMP2 */ - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM17_DMA_RMP */ - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM1_DMA_RMP) - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM1_RMP_DMA1_CH234 ((SYSCFG_CFGR1_TIM1_DMA_RMP >> 8U) | (uint32_t)0x0000000 - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM1_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM1_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM1_D - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM1_DMA_RMP*/ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM2_DMA_RMP) - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM2_RMP_DMA1_CH34 ((SYSCFG_CFGR1_TIM2_DMA_RMP >> 8U) | (uint32_t)0x0000000 - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM2_RMP_DMA1_CH7 ((SYSCFG_CFGR1_TIM2_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM2_D - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM2_DMA_RMP*/ - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM3_DMA_RMP) - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM3_RMP_DMA1_CH4 ((SYSCFG_CFGR1_TIM3_DMA_RMP >> 8U) | (uint32_t)0x0000000 - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM3_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM3_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM3_D - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM3_DMA_RMP*/ - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM16_DMA_RMP || SYSCFG_CFGR1_TIM17_DMA_RMP || SYSCFG_CFGR1_TIM1_DMA_RMP || - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 29 - - - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_FMP_PB6 /*!< I2C PB6 Fast mode plus */ - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_FMP_PB7 /*!< I2C PB7 Fast mode plus */ - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_FMP_PB8 /*!< I2C PB8 Fast mode plus */ - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_FMP_PB9 /*!< I2C PB9 Fast mode plus */ - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_FMP_I2C1) - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C_FMP_I2C1 /*!< Enable Fast Mode Plus on - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C_FMP_I2C1*/ - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_FMP_I2C2) - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C_FMP_I2C2 /*!< Enable I2C2 Fast mode plu - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C_FMP_I2C2*/ - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_FMP_PA9) - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PA9 SYSCFG_CFGR1_I2C_FMP_PA9 /*!< Enable Fast Mode Plus on P - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C_FMP_PA9*/ - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_FMP_PA10) - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PA10 SYSCFG_CFGR1_I2C_FMP_PA10 /*!< Enable Fast Mode Plus on - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C_FMP_PA10*/ - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA (uint32_t)0U /*!< EXTI PORT A */ - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB (uint32_t)1U /*!< EXTI PORT B */ - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC (uint32_t)2U /*!< EXTI PORT C */ - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(GPIOD_BASE) - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD (uint32_t)3U /*!< EXTI PORT D */ - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*GPIOD_BASE*/ - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(GPIOE_BASE) - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE (uint32_t)4U /*!< EXTI PORT E */ - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*GPIOE_BASE*/ - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF (uint32_t)5U /*!< EXTI PORT F */ - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0 (uint32_t)(0U << 16U | 0U) /*!< EXTI_POSITION_0 | EXTI - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1 (uint32_t)(4U << 16U | 0U) /*!< EXTI_POSITION_4 | EXTI - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2 (uint32_t)(8U << 16U | 0U) /*!< EXTI_POSITION_8 | EXTI - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3 (uint32_t)(12U << 16U | 0U) /*!< EXTI_POSITION_12 | EXTI - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4 (uint32_t)(0U << 16U | 1U) /*!< EXTI_POSITION_0 | EXTI - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5 (uint32_t)(4U << 16U | 1U) /*!< EXTI_POSITION_4 | EXTI - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6 (uint32_t)(8U << 16U | 1U) /*!< EXTI_POSITION_8 | EXTI - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7 (uint32_t)(12U << 16U | 1U) /*!< EXTI_POSITION_12 | EXTI - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8 (uint32_t)(0U << 16U | 2U) /*!< EXTI_POSITION_0 | EXTI - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9 (uint32_t)(4U << 16U | 2U) /*!< EXTI_POSITION_4 | EXTI - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10 (uint32_t)(8U << 16U | 2U) /*!< EXTI_POSITION_8 | EXTI - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11 (uint32_t)(12U << 16U | 2U) /*!< EXTI_POSITION_12 | EXTI - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12 (uint32_t)(0U << 16U | 3U) /*!< EXTI_POSITION_0 | EXTI - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 30 - - - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13 (uint32_t)(4U << 16U | 3U) /*!< EXTI_POSITION_4 | EXTI - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14 (uint32_t)(8U << 16U | 3U) /*!< EXTI_POSITION_8 | EXTI - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15 (uint32_t)(12U << 16U | 3U) /*!< EXTI_POSITION_12 | EXTI - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD SYSCFG_CFGR2_PVD_LOCK /*!< Enables and locks the PVD co - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** with TIM1/15/16U/17 Break In - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** the PVDE and PLS bits of the - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/ - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY SYSCFG_CFGR2_SRAM_PARITY_LOCK /*!< Enables and locks t - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** with Break Input of - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP SYSCFG_CFGR2_LOCKUP_LOCK /*!< Enables and locks the LO - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CortexM0 with Break Inpu - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM2_STOP) - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP /*!< TIM2 counter st - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM2_STOP*/ - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP /*!< TIM3 counter st - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM6_STOP) - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP /*!< TIM6 counter st - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM6_STOP*/ - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP) - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP /*!< TIM7 counter st - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM7_STOP*/ - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP /*!< TIM14 counter s - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP /*!< RTC Calendar fr - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP /*!< Debug Window Wa - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP /*!< Debug Independe - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS ti - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN_STOP) - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN_STOP DBGMCU_APB1_FZ_DBG_CAN_STOP /*!< CAN debug stopp - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_CAN_STOP*/ - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1 GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP /*!< TIM1 counter st - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM15_STOP) - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM15_STOP DBGMCU_APB2_FZ_DBG_TIM15_STOP /*!< TIM15 counter s - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM15_STOP*/ - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM16_STOP DBGMCU_APB2_FZ_DBG_TIM16_STOP /*!< TIM16 counter s - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM17_STOP DBGMCU_APB2_FZ_DBG_TIM17_STOP /*!< TIM17 counter s - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 31 - - - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_FLASH_LATENCY_0 0x00000000U /*!< FLASH Zero Latency cycle */ - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_FLASH_LATENCY_1 FLASH_ACR_LATENCY /*!< FLASH One Latency cycle */ - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/ - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/ - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set memory mapping at address 0x00000000 - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_SetRemapMemory - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Memory This parameter can be one of the following values: - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_FLASH - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_SRAM - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory) - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory); - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get memory mapping at address 0x00000000 - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_GetRemapMemory - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be one of the following values: - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_FLASH - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_SRAM - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void) - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE)); - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_IR_MOD) - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 32 - - - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set IR Modulation Envelope signal source. - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_SetIRModEnvelopeSignal - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Source This parameter can be one of the following values: - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_TIM16 - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_USART1 - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_USART4 - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source) - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD, Source); - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get IR Modulation Envelope signal source. - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_GetIRModEnvelopeSignal - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be one of the following values: - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_TIM16 - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_USART1 - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_USART4 - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void) - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD)); - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_IR_MOD */ - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_USART1TX_DMA_RMP) || defined(SYSCFG_CFGR1_USART1RX_DMA_RMP) || defined(SYS - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for USART - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 USART1TX_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 USART1RX_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 USART2_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 USART3_DMA_RMP LL_SYSCFG_SetRemapDMA_USART - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART1TX_RMP_DMA1CH2 (*) - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART1TX_RMP_DMA1CH4 (*) - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART1RX_RMP_DMA1CH3 (*) - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART1RX_RMP_DMA1CH5 (*) - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART2_RMP_DMA1CH54 (*) - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART2_RMP_DMA1CH67 (*) - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART3_RMP_DMA1CH67 (*) - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART3_RMP_DMA1CH32 (*) - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices. - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_USART(uint32_t Remap) - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF00FFU) << 8U, (Remap & 0xFF00FF00U)); - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USART1TX_DMA_RMP || SYSCFG_CFGR1_USART1RX_DMA_RMP || SYSCFG_CFGR1_USART2_DMA - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_SPI2_DMA_RMP) - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for SPI - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 SPI2_DMA_RMP LL_SYSCFG_SetRemapDMA_SPI - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 33 - - - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_SPI2_RMP_DMA1_CH45 - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_SPI2_RMP_DMA1_CH67 - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap) - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_SPI2_DMA_RMP, Remap); - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_SPI2_DMA_RMP */ - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C1_DMA_RMP) - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for I2C - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 I2C1_DMA_RMP LL_SYSCFG_SetRemapDMA_I2C - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C1_RMP_DMA1_CH32 - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C1_RMP_DMA1_CH76 - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap) - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_I2C1_DMA_RMP, Remap); - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C1_DMA_RMP */ - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC_DMA_RMP) - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for ADC - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 ADC_DMA_RMP LL_SYSCFG_SetRemapDMA_ADC - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_ADC1_RMP_DMA1_CH1 - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_ADC1_RMP_DMA1_CH2 - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap) - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_ADC_DMA_RMP, Remap); - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC_DMA_RMP */ - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) || defined(SYSCFG_CFGR1_TIM17_DMA_RMP) || defined(SYSCFG_CF - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for TIM - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 TIM16_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM17_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM16_DMA_RMP2 LL_SYSCFG_SetRemapDMA_TIM\n - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM17_DMA_RMP2 LL_SYSCFG_SetRemapDMA_TIM\n - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM1_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM2_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM3_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH3 (*) - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH4 (*) - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH6 (*) - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH1 (*) - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH2 (*) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 34 - - - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH7 (*) - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM1_RMP_DMA1_CH234 (*) - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM1_RMP_DMA1_CH6 (*) - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM2_RMP_DMA1_CH34 (*) - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM2_RMP_DMA1_CH7 (*) - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM3_RMP_DMA1_CH4 (*) - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM3_RMP_DMA1_CH6 (*) - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices. - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap) - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF00FFU) << 8U, (Remap & 0xFF00FF00U)); - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM16_DMA_RMP || SYSCFG_CFGR1_TIM17_DMA_RMP || SYSCFG_CFGR1_TIM1_DMA_RMP || - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_PA11_PA12_RMP) - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Enable PIN pair PA11/12 mapped instead of PA9/10 (control the mapping of either - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * PA9/10 or PA11/12 pin pair on small pin-count packages) - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 PA11_PA12_RMP LL_SYSCFG_EnablePinRemap - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnablePinRemap(void) - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_PA11_PA12_RMP); - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Disable PIN pair PA11/12 mapped instead of PA9/10 (control the mapping of either - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * PA9/10 or PA11/12 pin pair on small pin-count packages) - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 PA11_PA12_RMP LL_SYSCFG_DisablePinRemap - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisablePinRemap(void) - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_PA11_PA12_RMP); - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_PA11_PA12_RMP */ - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Enable the I2C fast mode plus driving capability. - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_EnableFastModePlus\n - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_EnableFastModePlus\n - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_EnableFastModePlus\n - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_EnableFastModePlus\n - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_EnableFastModePlus\n - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_EnableFastModePlus\n - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_EnableFastModePlus\n - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_EnableFastModePlus - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param ConfigFastModePlus This parameter can be a combination of the following values: - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 35 - - - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*) - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*) - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus) - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus); - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Disable the I2C fast mode plus driving capability. - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_DisableFastModePlus\n - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_DisableFastModePlus\n - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_DisableFastModePlus\n - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_DisableFastModePlus\n - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_DisableFastModePlus\n - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_DisableFastModePlus\n - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_DisableFastModePlus\n - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_DisableFastModePlus - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param ConfigFastModePlus This parameter can be a combination of the following values: - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*) - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*) - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*) - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus) - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus); - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Configure source input for the EXTI external interrupt. - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_EXTICR1 EXTI0 LL_SYSCFG_SetEXTISource\n - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI1 LL_SYSCFG_SetEXTISource\n - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI2 LL_SYSCFG_SetEXTISource\n - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI3 LL_SYSCFG_SetEXTISource\n - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI4 LL_SYSCFG_SetEXTISource\n - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI5 LL_SYSCFG_SetEXTISource\n - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI6 LL_SYSCFG_SetEXTISource\n - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI7 LL_SYSCFG_SetEXTISource\n - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI8 LL_SYSCFG_SetEXTISource\n - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI9 LL_SYSCFG_SetEXTISource\n - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI10 LL_SYSCFG_SetEXTISource\n - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI11 LL_SYSCFG_SetEXTISource\n - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI12 LL_SYSCFG_SetEXTISource\n - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI13 LL_SYSCFG_SetEXTISource\n - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI14 LL_SYSCFG_SetEXTISource\n - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 36 - - - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI15 LL_SYSCFG_SetEXTISource - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Port This parameter can be one of the following values: - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTA - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTB - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTC - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTD (*) - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTE (*) - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTF - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Line This parameter can be one of the following values: - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE0 - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE1 - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE2 - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE3 - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE4 - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE5 - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE6 - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE7 - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE8 - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE9 - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE10 - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE11 - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE12 - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE13 - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE14 - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE15 - 624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line) - 627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16 - 629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get the configured defined for specific EXTI Line - 633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_EXTICR1 EXTI0 LL_SYSCFG_SetEXTISource\n - 634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI1 LL_SYSCFG_SetEXTISource\n - 635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI2 LL_SYSCFG_SetEXTISource\n - 636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI3 LL_SYSCFG_SetEXTISource\n - 637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI4 LL_SYSCFG_SetEXTISource\n - 638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI5 LL_SYSCFG_SetEXTISource\n - 639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI6 LL_SYSCFG_SetEXTISource\n - 640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI7 LL_SYSCFG_SetEXTISource\n - 641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI8 LL_SYSCFG_SetEXTISource\n - 642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI9 LL_SYSCFG_SetEXTISource\n - 643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI10 LL_SYSCFG_SetEXTISource\n - 644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI11 LL_SYSCFG_SetEXTISource\n - 645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI12 LL_SYSCFG_SetEXTISource\n - 646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI13 LL_SYSCFG_SetEXTISource\n - 647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI14 LL_SYSCFG_SetEXTISource\n - 648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI15 LL_SYSCFG_SetEXTISource - 649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Line This parameter can be one of the following values: - 650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE0 - 651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE1 - 652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE2 - 653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE3 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 37 - - - 654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE4 - 655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE5 - 656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE6 - 657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE7 - 658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE8 - 659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE9 - 660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE10 - 661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE11 - 662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE12 - 663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE13 - 664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE14 - 665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE15 - 666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be one of the following values: - 667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTA - 668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTB - 669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTC - 670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTD (*) - 671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTE (*) - 672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTF - 673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - 675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line) - 677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (SYSCFG_EXTICR1_EXTI0 << (Line >> 16))) > - 679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE0_SR_EWDG) - 682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Window watchdog interrupt occurred or not. - 684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE0 SR_EWDG LL_SYSCFG_IsActiveFlag_WWDG - 685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void) - 688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[0], SYSCFG_ITLINE0_SR_EWDG) == (SYSCFG_ITLINE0_SR_EWDG)); - 690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE0_SR_EWDG */ - 692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE1_SR_PVDOUT) - 694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if PVD supply monitoring interrupt occurred or not (EXTI line 16). - 696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE1 SR_PVDOUT LL_SYSCFG_IsActiveFlag_PVDOUT - 697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void) - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVDOUT) == (SYSCFG_ITLINE1_SR_PVDOUT)); - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE1_SR_PVDOUT */ - 704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE1_SR_VDDIO2) - 706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if VDDIO2 supply monitoring interrupt occurred or not (EXTI line 31). - 708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE1 SR_VDDIO2 LL_SYSCFG_IsActiveFlag_VDDIO2 - 709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 38 - - - 711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_VDDIO2(void) - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_VDDIO2) == (SYSCFG_ITLINE1_SR_VDDIO2)); - 714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE1_SR_VDDIO2 */ - 716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE2_SR_RTC_WAKEUP) - 718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if RTC Wake Up interrupt occurred or not (EXTI line 20). - 720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE2 SR_RTC_WAKEUP LL_SYSCFG_IsActiveFlag_RTC_WAKEUP - 721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void) - 724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_WAKEUP) == (SYSCFG_ITLINE2_SR_RTC_W - 726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE2_SR_RTC_WAKEUP */ - 728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE2_SR_RTC_TSTAMP) - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if RTC Tamper and TimeStamp interrupt occurred or not (EXTI line 19). - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE2 SR_RTC_TSTAMP LL_SYSCFG_IsActiveFlag_RTC_TSTAMP - 733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_TSTAMP(void) - 736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_TSTAMP) == (SYSCFG_ITLINE2_SR_RTC_T - 738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE2_SR_RTC_TSTAMP */ - 740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE2_SR_RTC_ALRA) - 742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if RTC Alarm interrupt occurred or not (EXTI line 17). - 744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE2 SR_RTC_ALRA LL_SYSCFG_IsActiveFlag_RTC_ALRA - 745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_ALRA(void) - 748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_ALRA) == (SYSCFG_ITLINE2_SR_RTC_ALR - 750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE2_SR_RTC_ALRA */ - 752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE3_SR_FLASH_ITF) - 754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Flash interface interrupt occurred or not. - 756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ITF LL_SYSCFG_IsActiveFlag_FLASH_ITF - 757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void) - 760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ITF) == (SYSCFG_ITLINE3_SR_FLASH_ - 762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE3_SR_FLASH_ITF */ - 764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE4_SR_CRS) - 766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Clock recovery system interrupt occurred or not. - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 39 - - - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE4 SR_CRS LL_SYSCFG_IsActiveFlag_CRS - 769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void) - 772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CRS) == (SYSCFG_ITLINE4_SR_CRS)); - 774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE4_SR_CRS */ - 776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE4_SR_CLK_CTRL) - 778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Reset and clock control interrupt occurred or not. - 780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE4 SR_CLK_CTRL LL_SYSCFG_IsActiveFlag_CLK_CTRL - 781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void) - 784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CLK_CTRL) == (SYSCFG_ITLINE4_SR_CLK_CTR - 786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE4_SR_CLK_CTRL */ - 788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE5_SR_EXTI0) - 790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 0 interrupt occurred or not. - 792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE5 SR_EXTI0 LL_SYSCFG_IsActiveFlag_EXTI0 - 793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 794:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 795:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void) - 796:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 797:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI0) == (SYSCFG_ITLINE5_SR_EXTI0)); - 798:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 799:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE5_SR_EXTI0 */ - 800:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 801:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE5_SR_EXTI1) - 802:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 803:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 1 interrupt occurred or not. - 804:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE5 SR_EXTI1 LL_SYSCFG_IsActiveFlag_EXTI1 - 805:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 806:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 807:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void) - 808:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 809:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI1) == (SYSCFG_ITLINE5_SR_EXTI1)); - 810:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 811:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE5_SR_EXTI1 */ - 812:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 813:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE6_SR_EXTI2) - 814:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 815:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 2 interrupt occurred or not. - 816:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE6 SR_EXTI2 LL_SYSCFG_IsActiveFlag_EXTI2 - 817:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 818:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 819:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void) - 820:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 821:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI2) == (SYSCFG_ITLINE6_SR_EXTI2)); - 822:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 823:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE6_SR_EXTI2 */ - 824:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 40 - - - 825:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE6_SR_EXTI3) - 826:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 827:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 3 interrupt occurred or not. - 828:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE6 SR_EXTI3 LL_SYSCFG_IsActiveFlag_EXTI3 - 829:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 830:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 831:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void) - 832:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 833:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI3) == (SYSCFG_ITLINE6_SR_EXTI3)); - 834:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 835:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE6_SR_EXTI3 */ - 836:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 837:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI4) - 838:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 839:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 4 interrupt occurred or not. - 840:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI4 LL_SYSCFG_IsActiveFlag_EXTI4 - 841:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 842:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void) - 844:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI4) == (SYSCFG_ITLINE7_SR_EXTI4)); - 846:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 847:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI4 */ - 848:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 849:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI5) - 850:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 851:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 5 interrupt occurred or not. - 852:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI5 LL_SYSCFG_IsActiveFlag_EXTI5 - 853:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 854:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 855:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void) - 856:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 857:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI5) == (SYSCFG_ITLINE7_SR_EXTI5)); - 858:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 859:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI5 */ - 860:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 861:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI6) - 862:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 863:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 6 interrupt occurred or not. - 864:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI6 LL_SYSCFG_IsActiveFlag_EXTI6 - 865:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 866:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 867:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void) - 868:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 869:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI6) == (SYSCFG_ITLINE7_SR_EXTI6)); - 870:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 871:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI6 */ - 872:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 873:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI7) - 874:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 875:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 7 interrupt occurred or not. - 876:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI7 LL_SYSCFG_IsActiveFlag_EXTI7 - 877:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 878:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 879:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void) - 880:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 881:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI7) == (SYSCFG_ITLINE7_SR_EXTI7)); - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 41 - - - 882:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 883:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI7 */ - 884:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 885:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI8) - 886:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 887:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 8 interrupt occurred or not. - 888:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI8 LL_SYSCFG_IsActiveFlag_EXTI8 - 889:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 890:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 891:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void) - 892:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 893:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI8) == (SYSCFG_ITLINE7_SR_EXTI8)); - 894:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 895:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI8 */ - 896:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 897:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI9) - 898:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 899:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 9 interrupt occurred or not. - 900:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI9 LL_SYSCFG_IsActiveFlag_EXTI9 - 901:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 902:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 903:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void) - 904:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 905:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI9) == (SYSCFG_ITLINE7_SR_EXTI9)); - 906:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 907:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI9 */ - 908:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 909:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI10) - 910:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 911:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 10 interrupt occurred or not. - 912:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI10 LL_SYSCFG_IsActiveFlag_EXTI10 - 913:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 914:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 915:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void) - 916:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 917:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI10) == (SYSCFG_ITLINE7_SR_EXTI10)); - 918:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 919:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI10 */ - 920:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 921:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI11) - 922:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 923:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 11 interrupt occurred or not. - 924:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI11 LL_SYSCFG_IsActiveFlag_EXTI11 - 925:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 926:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 927:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void) - 928:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 929:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI11) == (SYSCFG_ITLINE7_SR_EXTI11)); - 930:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 931:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI11 */ - 932:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 933:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI12) - 934:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 935:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 12 interrupt occurred or not. - 936:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI12 LL_SYSCFG_IsActiveFlag_EXTI12 - 937:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 938:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 42 - - - 939:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void) - 940:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 941:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI12) == (SYSCFG_ITLINE7_SR_EXTI12)); - 942:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 943:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI12 */ - 944:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 945:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI13) - 946:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 947:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 13 interrupt occurred or not. - 948:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI13 LL_SYSCFG_IsActiveFlag_EXTI13 - 949:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 950:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 951:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void) - 952:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 953:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI13) == (SYSCFG_ITLINE7_SR_EXTI13)); - 954:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 955:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI13 */ - 956:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 957:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI14) - 958:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 959:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 14 interrupt occurred or not. - 960:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI14 LL_SYSCFG_IsActiveFlag_EXTI14 - 961:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 962:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 963:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void) - 964:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 965:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI14) == (SYSCFG_ITLINE7_SR_EXTI14)); - 966:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 967:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI14 */ - 968:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 969:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI15) - 970:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 971:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 15 interrupt occurred or not. - 972:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI15 LL_SYSCFG_IsActiveFlag_EXTI15 - 973:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 974:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 975:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void) - 976:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 977:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI15) == (SYSCFG_ITLINE7_SR_EXTI15)); - 978:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 979:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI15 */ - 980:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 981:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE8_SR_TSC_EOA) - 982:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 983:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Touch sensing controller end of acquisition interrupt occurred or not. - 984:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE8 SR_TSC_EOA LL_SYSCFG_IsActiveFlag_TSC_EOA - 985:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 986:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 987:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_EOA(void) - 988:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 989:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_TSC_EOA) == (SYSCFG_ITLINE8_SR_TSC_EOA) - 990:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 991:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE8_SR_TSC_EOA */ - 992:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 993:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE8_SR_TSC_MCE) - 994:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 995:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Touch sensing controller max counterror interrupt occurred or not. - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 43 - - - 996:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE8 SR_TSC_MCE LL_SYSCFG_IsActiveFlag_TSC_MCE - 997:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 998:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 999:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_MCE(void) -1000:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1001:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_TSC_MCE) == (SYSCFG_ITLINE8_SR_TSC_MCE) -1002:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1003:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE8_SR_TSC_MCE */ -1004:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1005:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE9_SR_DMA1_CH1) -1006:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1007:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 1 interrupt occurred or not. -1008:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE9 SR_DMA1_CH1 LL_SYSCFG_IsActiveFlag_DMA1_CH1 -1009:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1010:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1011:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void) -1012:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1013:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[9], SYSCFG_ITLINE9_SR_DMA1_CH1) == (SYSCFG_ITLINE9_SR_DMA1_CH -1014:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1015:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE9_SR_DMA1_CH1 */ -1016:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1017:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE10_SR_DMA1_CH2) -1018:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1019:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 2 interrupt occurred or not. -1020:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH2 LL_SYSCFG_IsActiveFlag_DMA1_CH2 -1021:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1022:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1023:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void) -1024:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1025:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH2) == (SYSCFG_ITLINE10_SR_DMA1 -1026:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1027:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE10_SR_DMA1_CH2 */ -1028:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1029:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE10_SR_DMA1_CH3) -1030:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1031:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 3 interrupt occurred or not. -1032:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH3 LL_SYSCFG_IsActiveFlag_DMA1_CH3 -1033:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1034:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1035:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void) -1036:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1037:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH3) == (SYSCFG_ITLINE10_SR_DMA1 -1038:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE10_SR_DMA1_CH3 */ -1040:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1041:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE10_SR_DMA2_CH1) -1042:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1043:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 1 interrupt occurred or not. -1044:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE10 SR_DMA2_CH1 LL_SYSCFG_IsActiveFlag_DMA2_CH1 -1045:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1046:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1047:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void) -1048:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1049:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA2_CH1) == (SYSCFG_ITLINE10_SR_DMA2 -1050:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1051:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE10_SR_DMA2_CH1 */ -1052:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 44 - - -1053:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE10_SR_DMA2_CH2) -1054:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1055:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 2 interrupt occurred or not. -1056:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE10 SR_DMA2_CH2 LL_SYSCFG_IsActiveFlag_DMA2_CH2 -1057:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1058:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1059:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void) -1060:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1061:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA2_CH2) == (SYSCFG_ITLINE10_SR_DMA2 -1062:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1063:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE10_SR_DMA2_CH2 */ -1064:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1065:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA1_CH4) -1066:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1067:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 4 interrupt occurred or not. -1068:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH4 LL_SYSCFG_IsActiveFlag_DMA1_CH4 -1069:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1070:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1071:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void) -1072:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1073:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH4) == (SYSCFG_ITLINE11_SR_DMA1 -1074:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1075:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA1_CH4 */ -1076:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1077:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA1_CH5) -1078:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1079:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 5 interrupt occurred or not. -1080:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH5 LL_SYSCFG_IsActiveFlag_DMA1_CH5 -1081:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1082:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1083:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void) -1084:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1085:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH5) == (SYSCFG_ITLINE11_SR_DMA1 -1086:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1087:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA1_CH5 */ -1088:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1089:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA1_CH6) -1090:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1091:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 6 interrupt occurred or not. -1092:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH6 LL_SYSCFG_IsActiveFlag_DMA1_CH6 -1093:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1094:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1095:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void) -1096:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1097:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH6) == (SYSCFG_ITLINE11_SR_DMA1 -1098:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1099:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA1_CH6 */ -1100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA1_CH7) -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 7 interrupt occurred or not. -1104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH7 LL_SYSCFG_IsActiveFlag_DMA1_CH7 -1105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void) -1108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH7) == (SYSCFG_ITLINE11_SR_DMA1 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 45 - - -1110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA1_CH7 */ -1112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA2_CH3) -1114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 3 interrupt occurred or not. -1116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH3 LL_SYSCFG_IsActiveFlag_DMA2_CH3 -1117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void) -1120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH3) == (SYSCFG_ITLINE11_SR_DMA2 -1122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA2_CH3 */ -1124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA2_CH4) -1126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 4 interrupt occurred or not. -1128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH4 LL_SYSCFG_IsActiveFlag_DMA2_CH4 -1129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void) -1132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH4) == (SYSCFG_ITLINE11_SR_DMA2 -1134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA2_CH4 */ -1136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA2_CH5) -1138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 5 interrupt occurred or not. -1140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH5 LL_SYSCFG_IsActiveFlag_DMA2_CH5 -1141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void) -1144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH5) == (SYSCFG_ITLINE11_SR_DMA2 -1146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA2_CH5 */ -1148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE12_SR_ADC) -1150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if ADC interrupt occurred or not. -1152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE12 SR_ADC LL_SYSCFG_IsActiveFlag_ADC -1153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void) -1156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_ADC) == (SYSCFG_ITLINE12_SR_ADC)); -1158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE12_SR_ADC */ -1160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE12_SR_COMP1) -1162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Comparator 1 interrupt occurred or not (EXTI line 21). -1164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE12 SR_COMP1 LL_SYSCFG_IsActiveFlag_COMP1 -1165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 46 - - -1167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void) -1168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP1) == (SYSCFG_ITLINE12_SR_COMP1)) -1170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE12_SR_COMP1 */ -1172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE12_SR_COMP2) -1174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Comparator 2 interrupt occurred or not (EXTI line 22). -1176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE12 SR_COMP2 LL_SYSCFG_IsActiveFlag_COMP2 -1177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void) -1180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP2) == (SYSCFG_ITLINE12_SR_COMP2)) -1182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE12_SR_COMP2 */ -1184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE13_SR_TIM1_BRK) -1186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 break interrupt occurred or not. -1188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE13 SR_TIM1_BRK LL_SYSCFG_IsActiveFlag_TIM1_BRK -1189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void) -1192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_BRK) == (SYSCFG_ITLINE13_SR_TIM1 -1194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE13_SR_TIM1_BRK */ -1196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE13_SR_TIM1_UPD) -1198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 update interrupt occurred or not. -1200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE13 SR_TIM1_UPD LL_SYSCFG_IsActiveFlag_TIM1_UPD -1201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void) -1204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_UPD) == (SYSCFG_ITLINE13_SR_TIM1 -1206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE13_SR_TIM1_UPD */ -1208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE13_SR_TIM1_TRG) -1210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 trigger interrupt occurred or not. -1212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE13 SR_TIM1_TRG LL_SYSCFG_IsActiveFlag_TIM1_TRG -1213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void) -1216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_TRG) == (SYSCFG_ITLINE13_SR_TIM1 -1218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE13_SR_TIM1_TRG */ -1220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE13_SR_TIM1_CCU) -1222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 commutation interrupt occurred or not. - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 47 - - -1224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE13 SR_TIM1_CCU LL_SYSCFG_IsActiveFlag_TIM1_CCU -1225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void) -1228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_CCU) == (SYSCFG_ITLINE13_SR_TIM1 -1230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE13_SR_TIM1_CCU */ -1232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE14_SR_TIM1_CC) -1234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 capture compare interrupt occurred or not. -1236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC LL_SYSCFG_IsActiveFlag_TIM1_CC -1237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC(void) -1240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC) == (SYSCFG_ITLINE14_SR_TIM1_ -1242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE14_SR_TIM1_CC */ -1244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE15_SR_TIM2_GLB) -1246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 2 interrupt occurred or not. -1248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE15 SR_TIM2_GLB LL_SYSCFG_IsActiveFlag_TIM2 -1249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void) -1252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[15], SYSCFG_ITLINE15_SR_TIM2_GLB) == (SYSCFG_ITLINE15_SR_TIM2 -1254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE15_SR_TIM2_GLB */ -1256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE16_SR_TIM3_GLB) -1258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 3 interrupt occurred or not. -1260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE16 SR_TIM3_GLB LL_SYSCFG_IsActiveFlag_TIM3 -1261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void) -1264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM3_GLB) == (SYSCFG_ITLINE16_SR_TIM3 -1266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE16_SR_TIM3_GLB */ -1268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE17_SR_DAC) -1270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DAC underrun interrupt occurred or not. -1272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE17 SR_DAC LL_SYSCFG_IsActiveFlag_DAC -1273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void) -1276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_DAC) == (SYSCFG_ITLINE17_SR_DAC)); -1278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE17_SR_DAC */ -1280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 48 - - -1281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE17_SR_TIM6_GLB) -1282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 6 interrupt occurred or not. -1284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE17 SR_TIM6_GLB LL_SYSCFG_IsActiveFlag_TIM6 -1285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void) -1288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_TIM6_GLB) == (SYSCFG_ITLINE17_SR_TIM6 -1290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE17_SR_TIM6_GLB */ -1292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE18_SR_TIM7_GLB) -1294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 7 interrupt occurred or not. -1296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE18 SR_TIM7_GLB LL_SYSCFG_IsActiveFlag_TIM7 -1297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void) -1300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_TIM7_GLB) == (SYSCFG_ITLINE18_SR_TIM7 -1302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE18_SR_TIM7_GLB */ -1304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE19_SR_TIM14_GLB) -1306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 14 interrupt occurred or not. -1308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE19 SR_TIM14_GLB LL_SYSCFG_IsActiveFlag_TIM14 -1309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM14(void) -1312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[19], SYSCFG_ITLINE19_SR_TIM14_GLB) == (SYSCFG_ITLINE19_SR_TIM -1314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE19_SR_TIM14_GLB */ -1316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE20_SR_TIM15_GLB) -1318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 15 interrupt occurred or not. -1320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE20 SR_TIM15_GLB LL_SYSCFG_IsActiveFlag_TIM15 -1321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void) -1324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[20], SYSCFG_ITLINE20_SR_TIM15_GLB) == (SYSCFG_ITLINE20_SR_TIM -1326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE20_SR_TIM15_GLB */ -1328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE21_SR_TIM16_GLB) -1330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 16 interrupt occurred or not. -1332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE21 SR_TIM16_GLB LL_SYSCFG_IsActiveFlag_TIM16 -1333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void) -1336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_TIM16_GLB) == (SYSCFG_ITLINE21_SR_TIM - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 49 - - -1338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE21_SR_TIM16_GLB */ -1340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE22_SR_TIM17_GLB) -1342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 17 interrupt occurred or not. -1344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE22 SR_TIM17_GLB LL_SYSCFG_IsActiveFlag_TIM17 -1345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM17(void) -1348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_TIM17_GLB) == (SYSCFG_ITLINE22_SR_TIM -1350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE22_SR_TIM17_GLB */ -1352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE23_SR_I2C1_GLB) -1354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if I2C1 interrupt occurred or not, combined with EXTI line 23. -1356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE23 SR_I2C1_GLB LL_SYSCFG_IsActiveFlag_I2C1 -1357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void) -1360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[23], SYSCFG_ITLINE23_SR_I2C1_GLB) == (SYSCFG_ITLINE23_SR_I2C1 -1362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE23_SR_I2C1_GLB */ -1364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE24_SR_I2C2_GLB) -1366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if I2C2 interrupt occurred or not. -1368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE24 SR_I2C2_GLB LL_SYSCFG_IsActiveFlag_I2C2 -1369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void) -1372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C2_GLB) == (SYSCFG_ITLINE24_SR_I2C2 -1374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE24_SR_I2C2_GLB */ -1376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE25_SR_SPI1) -1378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if SPI1 interrupt occurred or not. -1380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE25 SR_SPI1 LL_SYSCFG_IsActiveFlag_SPI1 -1381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void) -1384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[25], SYSCFG_ITLINE25_SR_SPI1) == (SYSCFG_ITLINE25_SR_SPI1)); -1386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE25_SR_SPI1 */ -1388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE26_SR_SPI2) -1390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if SPI2 interrupt occurred or not. -1392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE26 SR_SPI2 LL_SYSCFG_IsActiveFlag_SPI2 -1393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 50 - - -1395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void) -1396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI2) == (SYSCFG_ITLINE26_SR_SPI2)); -1398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE26_SR_SPI2 */ -1400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE27_SR_USART1_GLB) -1402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART1 interrupt occurred or not, combined with EXTI line 25. -1404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE27 SR_USART1_GLB LL_SYSCFG_IsActiveFlag_USART1 -1405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void) -1408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[27], SYSCFG_ITLINE27_SR_USART1_GLB) == (SYSCFG_ITLINE27_SR_US -1410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE27_SR_USART1_GLB */ -1412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE28_SR_USART2_GLB) -1414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART2 interrupt occurred or not, combined with EXTI line 26. -1416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE28 SR_USART2_GLB LL_SYSCFG_IsActiveFlag_USART2 -1417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void) -1420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_USART2_GLB) == (SYSCFG_ITLINE28_SR_US -1422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE28_SR_USART2_GLB */ -1424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART3_GLB) -1426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART3 interrupt occurred or not, combined with EXTI line 28. -1428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART3_GLB LL_SYSCFG_IsActiveFlag_USART3 -1429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void) -1432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART3_GLB) == (SYSCFG_ITLINE29_SR_US -1434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART3_GLB */ -1436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART4_GLB) -1438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART4 interrupt occurred or not. -1440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART4_GLB LL_SYSCFG_IsActiveFlag_USART4 -1441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void) -1444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART4_GLB) == (SYSCFG_ITLINE29_SR_US -1446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART4_GLB */ -1448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART5_GLB) -1450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART5 interrupt occurred or not. - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 51 - - -1452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART5_GLB LL_SYSCFG_IsActiveFlag_USART5 -1453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART5(void) -1456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART5_GLB) == (SYSCFG_ITLINE29_SR_US -1458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART5_GLB */ -1460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART6_GLB) -1462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART6 interrupt occurred or not. -1464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART6_GLB LL_SYSCFG_IsActiveFlag_USART6 -1465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART6(void) -1468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART6_GLB) == (SYSCFG_ITLINE29_SR_US -1470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART6_GLB */ -1472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART7_GLB) -1474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART7 interrupt occurred or not. -1476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART7_GLB LL_SYSCFG_IsActiveFlag_USART7 -1477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART7(void) -1480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART7_GLB) == (SYSCFG_ITLINE29_SR_US -1482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART7_GLB */ -1484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART8_GLB) -1486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART8 interrupt occurred or not. -1488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART8_GLB LL_SYSCFG_IsActiveFlag_USART8 -1489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART8(void) -1492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART8_GLB) == (SYSCFG_ITLINE29_SR_US -1494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART8_GLB */ -1496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE30_SR_CAN) -1498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if CAN interrupt occurred or not. -1500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE30 SR_CAN LL_SYSCFG_IsActiveFlag_CAN -1501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CAN(void) -1504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CAN) == (SYSCFG_ITLINE30_SR_CAN)); -1506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE30_SR_CAN */ -1508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 52 - - -1509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE30_SR_CEC) -1510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if CEC interrupt occurred or not, combined with EXTI line 27. -1512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE30 SR_CEC LL_SYSCFG_IsActiveFlag_CEC -1513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CEC(void) -1516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CEC) == (SYSCFG_ITLINE30_SR_CEC)); -1518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE30_SR_CEC */ -1520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set connections to TIMx Break inputs -1523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK LL_SYSCFG_SetTIMBreakInputs\n -1524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR2 SRAM_PARITY_LOCK LL_SYSCFG_SetTIMBreakInputs\n -1525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR2 PVD_LOCK LL_SYSCFG_SetTIMBreakInputs -1526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Break This parameter can be a combination of the following values: -1527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_PVD (*) -1528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY -1529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP -1530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break) -1535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) -1537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CFGR2 -1538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #else -1539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK, Break); -1540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/ -1541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get connections to TIMx Break inputs -1545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK LL_SYSCFG_GetTIMBreakInputs\n -1546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR2 SRAM_PARITY_LOCK LL_SYSCFG_GetTIMBreakInputs\n -1547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR2 PVD_LOCK LL_SYSCFG_GetTIMBreakInputs -1548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be can be a combination of the following values: -1549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_PVD (*) -1550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY -1551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP -1552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void) -1556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) -1558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->CFGR2, -1559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CFGR -1560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #else -1561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOC -1562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/ -1563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 53 - - -1566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if SRAM parity error detected -1567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR2 SRAM_PEF LL_SYSCFG_IsActiveFlag_SP -1568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void) -1571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PEF) == (SYSCFG_CFGR2_SRAM_PEF)); -1573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Clear SRAM parity error flag -1577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR2 SRAM_PEF LL_SYSCFG_ClearFlag_SP -1578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void) -1581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PEF); -1583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} -1587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU -1590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ -1591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Return the device identifier -1595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F03x devices, the device ID is 0x444 -1596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F04x devices, the device ID is 0x445. -1597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F05x devices, the device ID is 0x440 -1598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F07x devices, the device ID is 0x448 -1599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F09x devices, the device ID is 0x442 -1600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_IDCODE DEV_ID LL_DBGMCU_GetDeviceID -1601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Values between Min_Data=0x00 and Max_Data=0xFFF -1602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void) -1604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID)); -1606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Return the device revision identifier -1610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note This field indicates the revision of the device. -1611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** For example, it is read as 0x1000 for Revision 1.0. -1612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_IDCODE REV_ID LL_DBGMCU_GetRevisionID -1613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF -1614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void) -1616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos); -1618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Enable the Debug Module during STOP mode -1622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_EnableDBGStopMode - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 54 - - -1623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void) -1626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); -1628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Disable the Debug Module during STOP mode -1632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_DisableDBGStopMode -1633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void) -1636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); -1638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Enable the Debug Module during STANDBY mode -1642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_EnableDBGStandbyMode -1643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void) -1646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); -1648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Disable the Debug Module during STANDBY mode -1652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_DisableDBGStandbyMode -1653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void) -1656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); -1658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Freeze APB1 peripherals (group1 peripherals) -1662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_APB1FZ DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM14_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_I2C1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_CAN_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph -1672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Periphs This parameter can be a combination of the following values: -1673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*) -1674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP -1675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*) -1676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) -1677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP -1678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP -1679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 55 - - -1680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP -1681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP -1682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*) -1683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs) -1688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(DBGMCU->APB1FZ, Periphs); -1690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Unfreeze APB1 peripherals (group1 peripherals) -1694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_APB1FZ DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM14_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_I2C1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_CAN_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph -1704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Periphs This parameter can be a combination of the following values: -1705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*) -1706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP -1707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*) -1708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) -1709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP -1710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP -1711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP -1712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP -1713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP -1714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*) -1715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs) -1720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(DBGMCU->APB1FZ, Periphs); -1722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Freeze APB1 peripherals (group2 peripherals) -1726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_APB2FZ DBG_TIM1_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n -1727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM15_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n -1728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM16_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n -1729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM17_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph -1730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Periphs This parameter can be a combination of the following values: -1731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM1_STOP -1732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM15_STOP (*) -1733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM16_STOP -1734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM17_STOP -1735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 56 - - -1737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs) -1740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(DBGMCU->APB2FZ, Periphs); -1742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Unfreeze APB1 peripherals (group2 peripherals) -1746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_APB2FZ DBG_TIM1_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n -1747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM15_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n -1748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM16_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n -1749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM17_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph -1750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Periphs This parameter can be a combination of the following values: -1751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM1_STOP -1752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM15_STOP (*) -1753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM16_STOP -1754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM17_STOP -1755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs) -1760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(DBGMCU->APB2FZ, Periphs); -1762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} -1765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH -1768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ -1769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set FLASH Latency -1773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll FLASH_ACR LATENCY LL_FLASH_SetLatency -1774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Latency This parameter can be one of the following values: -1775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_FLASH_LATENCY_0 -1776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_FLASH_LATENCY_1 -1777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) - 134 .loc 4 1779 22 view .LVU27 - 135 .LBB39: -1780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency); - 136 .loc 4 1781 3 view .LVU28 - 137 0002 194A ldr r2, .L8 - 138 0004 1368 ldr r3, [r2] - 139 0006 0121 movs r1, #1 - 140 0008 8B43 bics r3, r1 - 141 000a 1360 str r3, [r2] - 142 .LVL5: - 143 .L5: - 144 .loc 4 1781 3 is_stmt 0 view .LVU29 - 145 .LBE39: - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 57 - - - 146 .LBE38: - 119:Src/main.c **** LL_RCC_HSI_Enable(); - 147 .loc 1 119 3 is_stmt 1 discriminator 1 view .LVU30 - 117:Src/main.c **** { - 148 .loc 1 117 8 discriminator 1 view .LVU31 - 149 .LBB40: - 150 .LBI40: -1782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get FLASH Latency -1786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll FLASH_ACR LATENCY LL_FLASH_GetLatency -1787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be one of the following values: -1788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_FLASH_LATENCY_0 -1789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_FLASH_LATENCY_1 -1790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) - 151 .loc 4 1791 26 discriminator 1 view .LVU32 - 152 .LBB41: -1792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)); - 153 .loc 4 1793 3 discriminator 1 view .LVU33 - 154 .loc 4 1793 21 is_stmt 0 discriminator 1 view .LVU34 - 155 000c 164B ldr r3, .L8 - 156 000e 1B68 ldr r3, [r3] - 157 .LBE41: - 158 .LBE40: - 117:Src/main.c **** { - 159 .loc 1 117 8 discriminator 1 view .LVU35 - 160 0010 DB07 lsls r3, r3, #31 - 161 0012 FBD4 bmi .L5 - 120:Src/main.c **** - 162 .loc 1 120 3 is_stmt 1 view .LVU36 - 163 .LBB42: - 164 .LBI42: - 165 .file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @file stm32f0xx_ll_rcc.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Header file of RCC LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #ifndef __STM32F0xx_LL_RCC_H - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 58 - - - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __STM32F0xx_LL_RCC_H - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #ifdef __cplusplus - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** extern "C" { - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/ - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #include "stm32f0xx.h" - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @addtogroup STM32F0xx_LL_Driver - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC) - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/ - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/ - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Defines used for the bit position in the register and perform offsets*/ - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HPRE (uint32_t)4U /*!< field position in register RCC_CFGR */ - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_PPRE1 (uint32_t)8U /*!< field position in register RCC_CFGR */ - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_PLLMUL (uint32_t)18U /*!< field position in register RCC_CFGR */ - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSICAL (uint32_t)8U /*!< field position in register RCC_CR */ - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSITRIM (uint32_t)3U /*!< field position in register RCC_CR */ - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI14TRIM (uint32_t)3U /*!< field position in register RCC_CR2 */ - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI14CAL (uint32_t)8U /*!< field position in register RCC_CR2 */ - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI48CAL (uint32_t)24U /*!< field position in register RCC_CR2 */ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART1SW (uint32_t)0U /*!< field position in register RCC_CFGR3 */ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART2SW (uint32_t)16U /*!< field position in register RCC_CFGR3 */ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART3SW (uint32_t)18U /*!< field position in register RCC_CFGR3 */ - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/ - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/ - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/ - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 59 - - - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief RCC Clocks Frequency Structure - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** typedef struct - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t SYSCLK_Frequency; /*!< SYSCLK clock frequency */ - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t HCLK_Frequency; /*!< HCLK clock frequency */ - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t PCLK1_Frequency; /*!< PCLK1 clock frequency */ - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef; - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */ - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/ - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Defines used to adapt values of different oscillators - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note These values could be modified in the user environment according to - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HW set-up. - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSE_VALUE) - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSE_VALUE 8000000U /*!< Value of the HSE oscillator in Hz */ - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSE_VALUE */ - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSI_VALUE) - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSI_VALUE 8000000U /*!< Value of the HSI oscillator in Hz */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSI_VALUE */ - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (LSE_VALUE) - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LSE_VALUE 32768U /*!< Value of the LSE oscillator in Hz */ - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* LSE_VALUE */ - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (LSI_VALUE) - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LSI_VALUE 32000U /*!< Value of the LSI oscillator in Hz */ - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* LSI_VALUE */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSI48_VALUE) - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSI48_VALUE 48000000U /*!< Value of the HSI48 oscillator in Hz */ - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSI48_VALUE */ - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 60 - - - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Flags defines which can be used with LL_RCC_WriteReg function - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC /*!< LSI Ready Interrupt Clear */ - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC RCC_CIR_LSERDYC /*!< LSE Ready Interrupt Clear */ - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC /*!< HSI Ready Interrupt Clear */ - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC RCC_CIR_HSERDYC /*!< HSE Ready Interrupt Clear */ - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC /*!< PLL Ready Interrupt Clear */ - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYC RCC_CIR_HSI14RDYC /*!< HSI14 Ready Interrupt Clear */ - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYC RCC_CIR_HSI48RDYC /*!< HSI48 Ready Interrupt Clear */ - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC RCC_CIR_CSSC /*!< Clock Security System Interrupt - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Flags defines which can be used with LL_RCC_ReadReg function - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF /*!< LSI Ready Interrupt flag */ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF RCC_CIR_LSERDYF /*!< LSE Ready Interrupt flag */ - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF /*!< HSI Ready Interrupt flag */ - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF RCC_CIR_HSERDYF /*!< HSE Ready Interrupt flag */ - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF /*!< PLL Ready Interrupt flag */ - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYF RCC_CIR_HSI14RDYF /*!< HSI14 Ready Interrupt flag */ - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYF RCC_CIR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF RCC_CIR_CSSF /*!< Clock Security System Interrupt f - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF /*!< OBL reset flag */ - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF RCC_CSR_PINRSTF /*!< PIN reset flag */ - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF RCC_CSR_PORRSTF /*!< POR/PDR reset flag */ - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF /*!< Software Reset flag */ - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF /*!< Independent Watchdog reset f - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF /*!< Window watchdog reset flag * - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF /*!< Low-Power reset flag */ - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CSR_V18PWRRSTF) - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_V18PWRRSTF RCC_CSR_V18PWRRSTF /*!< Reset flag of the 1.8 V doma - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CSR_V18PWRRSTF */ - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief IT defines which can be used with LL_RCC_ReadReg and LL_RCC_WriteReg functions - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE /*!< LSI Ready Interrupt Enable */ - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE /*!< LSE Ready Interrupt Enable */ - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE /*!< HSI Ready Interrupt Enable */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 61 - - - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE /*!< HSE Ready Interrupt Enable */ - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE /*!< PLL Ready Interrupt Enable */ - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYIE RCC_CIR_HSI14RDYIE /*!< HSI14 Ready Interrupt Enable * - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYIE RCC_CIR_HSI48RDYIE /*!< HSI48 Ready Interrupt Enable * - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE LSE oscillator drive capability - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW ((uint32_t)0x00000000U) /*!< Xtal mode lower driving cap - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium low driving capa - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium high driving cap - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< Xtal mode higher driving capabili - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE System clock switch - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI RCC_CFGR_SW_HSI /*!< HSI selection as system clock */ - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE RCC_CFGR_SW_HSE /*!< HSE selection as system clock */ - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL RCC_CFGR_SW_PLL /*!< PLL selection as system clock */ - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SW_HSI48) - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI48 RCC_CFGR_SW_HSI48 /*!< HSI48 selection as system clock - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SW_HSI48 */ - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS System clock switch status - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI /*!< HSI used as system clock */ - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE /*!< HSE used as system clock */ - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL RCC_CFGR_SWS_PLL /*!< PLL used as system clock */ - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SWS_HSI48) - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 RCC_CFGR_SWS_HSI48 /*!< HSI48 used as system clock */ - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SWS_HSI48 */ - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV AHB prescaler - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2 RCC_CFGR_HPRE_DIV2 /*!< SYSCLK divided by 2 */ - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */ - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */ - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16 RCC_CFGR_HPRE_DIV16 /*!< SYSCLK divided by 16 */ - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64 RCC_CFGR_HPRE_DIV64 /*!< SYSCLK divided by 64 */ - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128 RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 62 - - - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */ - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512 RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */ - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV APB low-speed prescaler (APB1) - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE_DIV1 /*!< HCLK not divided */ - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE_DIV2 /*!< HCLK divided by 2 */ - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE_DIV4 /*!< HCLK divided by 4 */ - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE_DIV8 /*!< HCLK divided by 8 */ - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16 RCC_CFGR_PPRE_DIV16 /*!< HCLK divided by 16 */ - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE MCO1 SOURCE selection - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK /*!< MCO output disabled, n - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI14 RCC_CFGR_MCOSEL_HSI14 /*!< HSI14 oscillator clock - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_SYSCLK /*!< SYSCLK selection as MC - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI RCC_CFGR_MCOSEL_HSI /*!< HSI selection as MCO s - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_HSE /*!< HSE selection as MCO s - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI RCC_CFGR_MCOSEL_LSI /*!< LSI selection as MCO s - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE RCC_CFGR_MCOSEL_LSE /*!< LSE selection as MCO s - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOSEL_HSI48) - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCOSEL_HSI48 /*!< HSI48 selection as MCO - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOSEL_HSI48 */ - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2 RCC_CFGR_MCOSEL_PLL_DIV2 /*!< PLL clock divided by 2 - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV) - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) /*!< PLL - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */ - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV MCO1 prescaler - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1 ((uint32_t)0x00000000U)/*!< MCO Clock divided by 1 */ - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE) - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO Clock divided by 2 */ - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO Clock divided by 4 */ - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO Clock divided by 8 */ - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */ - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32 RCC_CFGR_MCOPRE_DIV32 /*!< MCO Clock divided by 32 */ - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64 RCC_CFGR_MCOPRE_DIV64 /*!< MCO Clock divided by 64 */ - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128 RCC_CFGR_MCOPRE_DIV128 /*!< MCO Clock divided by 128 */ - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */ - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 63 - - - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO 0x00000000U /*!< No clock enabled for the periphera - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA 0xFFFFFFFFU /*!< Frequency cannot be provided as ex - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */ - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW) - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */ - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW) - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */ - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI RCC_CFGR3_I2C1SW_HSI /*!< HSI oscillator clock used a - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK RCC_CFGR3_I2C1SW_SYSCLK /*!< System clock selected as I2 - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV244 RCC_CFGR3_CECSW_HSI_DIV244 /*!< HSI clock divided by 244 - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE RCC_CFGR3_CECSW_LSE /*!< LSE clock selected as HD - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 64 - - - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USBSW_HSI48) - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48 RCC_CFGR3_USBSW_HSI48 /*!< HSI48 oscillator clock used - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_NONE ((uint32_t)0x00000000) /*!< USB Clock disabled */ - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /*RCC_CFGR3_USBSW_HSI48*/ - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL RCC_CFGR3_USBSW_PLLCLK /*!< PLL selected as USB clock s - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE RCC_POSITION_USART1SW /*!< USART1 Clock source selection - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW) - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE RCC_POSITION_USART2SW /*!< USART2 Clock source selection - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */ - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW) - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE RCC_POSITION_USART3SW /*!< USART3 Clock source selection - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */ - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE RCC_CFGR3_I2C1SW /*!< I2C1 Clock source selection */ - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE RCC_CFGR3_CECSW /*!< CEC Clock source selecti - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE RCC_CFGR3_USBSW /*!< USB Clock source selection - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE RTC clock source selection - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 65 - - - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RTC - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used a - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used a - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divide - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2 RCC_CFGR_PLLMUL2 /*!< PLL input clock*2 */ - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3 RCC_CFGR_PLLMUL3 /*!< PLL input clock*3 */ - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4 RCC_CFGR_PLLMUL4 /*!< PLL input clock*4 */ - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5 RCC_CFGR_PLLMUL5 /*!< PLL input clock*5 */ - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6 RCC_CFGR_PLLMUL6 /*!< PLL input clock*6 */ - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7 RCC_CFGR_PLLMUL7 /*!< PLL input clock*7 */ - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8 RCC_CFGR_PLLMUL8 /*!< PLL input clock*8 */ - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9 RCC_CFGR_PLLMUL9 /*!< PLL input clock*9 */ - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10 RCC_CFGR_PLLMUL10 /*!< PLL input clock*10 */ - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11 RCC_CFGR_PLLMUL11 /*!< PLL input clock*11 */ - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12 RCC_CFGR_PLLMUL12 /*!< PLL input clock*12 */ - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13 RCC_CFGR_PLLMUL13 /*!< PLL input clock*13 */ - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14 RCC_CFGR_PLLMUL14 /*!< PLL input clock*14 */ - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15 RCC_CFGR_PLLMUL15 /*!< PLL input clock*15 */ - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16 RCC_CFGR_PLLMUL16 /*!< PLL input clock*16 */ - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE 0x00000000U /*!< No cl - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE RCC_CFGR_PLLSRC_HSE_PREDIV /*!< HSE/P - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI RCC_CFGR_PLLSRC_HSI_PREDIV /*!< HSI/P - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SW_HSI48) - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI48 RCC_CFGR_PLLSRC_HSI48_PREDIV /*!< HSI48 - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SW_HSI48 */ - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2 RCC_CFGR_PLLSRC_HSI_DIV2 /*!< HSI c - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1) - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2) - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3) - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4) - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5) - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6) - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7) - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8) - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9) - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10) - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11) - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12) - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13) - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 66 - - - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15) - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16) - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1 RCC_CFGR2_PREDIV_DIV1 /*!< PREDIV input clock not divi - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2 RCC_CFGR2_PREDIV_DIV2 /*!< PREDIV input clock divided - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3 RCC_CFGR2_PREDIV_DIV3 /*!< PREDIV input clock divided - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4 RCC_CFGR2_PREDIV_DIV4 /*!< PREDIV input clock divided - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5 RCC_CFGR2_PREDIV_DIV5 /*!< PREDIV input clock divided - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6 RCC_CFGR2_PREDIV_DIV6 /*!< PREDIV input clock divided - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7 RCC_CFGR2_PREDIV_DIV7 /*!< PREDIV input clock divided - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8 RCC_CFGR2_PREDIV_DIV8 /*!< PREDIV input clock divided - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9 RCC_CFGR2_PREDIV_DIV9 /*!< PREDIV input clock divided - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10 RCC_CFGR2_PREDIV_DIV10 /*!< PREDIV input clock divided - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11 RCC_CFGR2_PREDIV_DIV11 /*!< PREDIV input clock divided - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12 RCC_CFGR2_PREDIV_DIV12 /*!< PREDIV input clock divided - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13 RCC_CFGR2_PREDIV_DIV13 /*!< PREDIV input clock divided - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14 RCC_CFGR2_PREDIV_DIV14 /*!< PREDIV input clock divided - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15 RCC_CFGR2_PREDIV_DIV15 /*!< PREDIV input clock divided - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16 RCC_CFGR2_PREDIV_DIV16 /*!< PREDIV input clock divided - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/ - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Write a value in RCC register - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __REG__ Register to be written - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __VALUE__ Value to be written in the register - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__)) - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Read a value in RCC register - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __REG__ Register to be read - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Register value - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 67 - - - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PLLCLK frequency - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetMultiplicator() - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * , @ref LL_RCC_PLL_GetPrediv()); - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI/HSI48) - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLMUL__ This parameter can be one of the following values: - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLPREDIV__ This parameter can be one of the following values: - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_1 - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_2 - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_3 - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_4 - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_5 - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_6 - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_7 - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_8 - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_9 - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_10 - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_11 - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_12 - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_13 - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_14 - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_15 - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_16 - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PLL clock frequency (in Hz) - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \ - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** (((__INPUTFREQ__) / ((((__PLLPREDIV__) & RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) & RC - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PLLCLK frequency - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv / HSI div 2) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 68 - - - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLMUL__ This parameter can be one of the following values: - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PLL clock frequency (in Hz) - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \ - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U)) - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the HCLK frequency - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler()) - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK) - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __AHBPRESCALER__ This parameter can be one of the following values: - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_1 - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_2 - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_4 - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_8 - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_16 - 624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_64 - 625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_128 - 626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_256 - 627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_512 - 628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval HCLK clock frequency (in Hz) - 629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl - 631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PCLK1 frequency (ABP1) - 634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler - 635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler()) - 636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __HCLKFREQ__ HCLK frequency - 637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __APB1PRESCALER__ This parameter can be one of the following values: - 638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_1 - 639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_2 - 640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_4 - 641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_8 - 642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_16 - 643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PCLK1 clock frequency (in Hz) - 644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[ - 646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 69 - - - 649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/ - 656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions - 657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE - 661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable the Clock Security System. - 666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR CSSON LL_RCC_HSE_EnableCSS - 667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void) - 670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_CSSON); - 672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable the Clock Security System. - 676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Cannot be disabled in HSE is ready (only by hardware) - 677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR CSSON LL_RCC_HSE_DisableCSS - 678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void) - 681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_CSSON); - 683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSE external oscillator (HSE Bypass) - 687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass - 688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void) - 691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSEBYP); - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSE external oscillator (HSE Bypass) - 697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass - 698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void) - 701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); - 703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 70 - - - 706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSE crystal oscillator (HSE ON) - 707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEON LL_RCC_HSE_Enable - 708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void) - 711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSEON); - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSE crystal oscillator (HSE ON) - 717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEON LL_RCC_HSE_Disable - 718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void) - 721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSEON); - 723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSE oscillator Ready - 727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSERDY LL_RCC_HSE_IsReady - 728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void) - 731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)); - 733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI - 740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI oscillator - 745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSION LL_RCC_HSI_Enable - 746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void) - 166 .loc 5 748 22 view .LVU37 - 167 .LBB43: - 749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSION); - 168 .loc 5 750 3 view .LVU38 - 169 0014 154A ldr r2, .L8+4 - 170 0016 1368 ldr r3, [r2] - 171 0018 0121 movs r1, #1 - 172 001a 0B43 orrs r3, r1 - 173 001c 1360 str r3, [r2] - 174 .L6: - 175 .LBE43: - 176 .LBE42: - 126:Src/main.c **** LL_RCC_HSI_SetCalibTrimming(16); - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 71 - - - 177 .loc 1 126 3 discriminator 1 view .LVU39 - 123:Src/main.c **** { - 178 .loc 1 123 8 discriminator 1 view .LVU40 - 179 .LBB44: - 180 .LBI44: - 751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI oscillator - 755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSION LL_RCC_HSI_Disable - 756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void) - 759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSION); - 761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI clock is ready - 765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSIRDY LL_RCC_HSI_IsReady - 766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) - 181 .loc 5 768 26 discriminator 1 view .LVU41 - 182 .LBB45: - 769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)); - 183 .loc 5 770 3 discriminator 1 view .LVU42 - 184 .loc 5 770 11 is_stmt 0 discriminator 1 view .LVU43 - 185 001e 134B ldr r3, .L8+4 - 186 0020 1B68 ldr r3, [r3] - 187 .LBE45: - 188 .LBE44: - 123:Src/main.c **** { - 189 .loc 1 123 8 discriminator 1 view .LVU44 - 190 0022 9B07 lsls r3, r3, #30 - 191 0024 FBD5 bpl .L6 - 127:Src/main.c **** LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1); - 192 .loc 1 127 3 is_stmt 1 view .LVU45 - 193 .LVL6: - 194 .LBB46: - 195 .LBI46: - 771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI Calibration value - 775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note When HSITRIM is written, HSICAL is updated with the sum of - 776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HSITRIM and the factory trim value - 777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSICAL LL_RCC_HSI_GetCalibration - 778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0xFF - 779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void) - 781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos); - 783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 72 - - - 786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set HSI Calibration trimming - 787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note user-programmable trimming value that is added to the HSICAL - 788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Default value is 16, which, when added to the HSICAL value, - 789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * should trim the HSI to 16 MHz +/- 1 % - 790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSITRIM LL_RCC_HSI_SetCalibTrimming - 791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Value between Min_Data = 0x00 and Max_Data = 0x1F - 792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 794:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) - 196 .loc 5 794 22 view .LVU46 - 197 .LBB47: - 795:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 796:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos); - 198 .loc 5 796 3 view .LVU47 - 199 0026 114B ldr r3, .L8+4 - 200 0028 1A68 ldr r2, [r3] - 201 002a F821 movs r1, #248 - 202 002c 8A43 bics r2, r1 - 203 002e 7839 subs r1, r1, #120 - 204 0030 0A43 orrs r2, r1 - 205 0032 1A60 str r2, [r3] - 206 .LVL7: - 207 .loc 5 796 3 is_stmt 0 view .LVU48 - 208 .LBE47: - 209 .LBE46: - 128:Src/main.c **** LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1); - 210 .loc 1 128 3 is_stmt 1 view .LVU49 - 211 .LBB48: - 212 .LBI48: - 797:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 798:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 799:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 800:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI Calibration trimming - 801:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSITRIM LL_RCC_HSI_GetCalibTrimming - 802:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 803:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 804:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void) - 805:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 806:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos); - 807:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 808:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 809:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 810:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 811:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 812:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 813:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 814:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48 - 815:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 816:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 817:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 818:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 819:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI48 - 820:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48ON LL_RCC_HSI48_Enable - 821:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 822:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 823:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void) - 824:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 73 - - - 825:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI48ON); - 826:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 827:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 828:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 829:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI48 - 830:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48ON LL_RCC_HSI48_Disable - 831:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 832:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 833:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void) - 834:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 835:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI48ON); - 836:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 837:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 838:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 839:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI48 oscillator Ready - 840:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48RDY LL_RCC_HSI48_IsReady - 841:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 842:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void) - 844:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR2, RCC_CR2_HSI48RDY) == (RCC_CR2_HSI48RDY)); - 846:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 847:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 848:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 849:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI48 Calibration value - 850:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48CAL LL_RCC_HSI48_GetCalibration - 851:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0xFF - 852:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 853:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void) - 854:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 855:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI48CAL) >> RCC_POSITION_HSI48CAL); - 856:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 857:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 858:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 859:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 860:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 861:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 862:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 863:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 864:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI14 HSI14 - 865:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 866:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 867:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 868:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 869:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI14 - 870:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14ON LL_RCC_HSI14_Enable - 871:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 872:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 873:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_Enable(void) - 874:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 875:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI14ON); - 876:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 877:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 878:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 879:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI14 - 880:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14ON LL_RCC_HSI14_Disable - 881:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 74 - - - 882:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 883:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_Disable(void) - 884:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 885:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14ON); - 886:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 887:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 888:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 889:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI14 oscillator Ready - 890:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14RDY LL_RCC_HSI14_IsReady - 891:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 892:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 893:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_IsReady(void) - 894:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 895:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR2, RCC_CR2_HSI14RDY) == (RCC_CR2_HSI14RDY)); - 896:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 897:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 898:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 899:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief ADC interface can turn on the HSI14 oscillator - 900:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14DIS LL_RCC_HSI14_EnableADCControl - 901:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 902:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 903:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_EnableADCControl(void) - 904:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 905:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14DIS); - 906:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 907:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 908:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 909:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief ADC interface can not turn on the HSI14 oscillator - 910:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14DIS LL_RCC_HSI14_DisableADCControl - 911:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 912:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 913:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_DisableADCControl(void) - 914:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 915:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI14DIS); - 916:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 917:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 918:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 919:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set HSI14 Calibration trimming - 920:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note user-programmable trimming value that is added to the HSI14CAL - 921:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Default value is 16, which, when added to the HSI14CAL value, - 922:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * should trim the HSI14 to 14 MHz +/- 1 % - 923:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14TRIM LL_RCC_HSI14_SetCalibTrimming - 924:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Value between Min_Data = 0x00 and Max_Data = 0xFF - 925:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 926:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 927:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_SetCalibTrimming(uint32_t Value) - 928:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 929:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CR2, RCC_CR2_HSI14TRIM, Value << RCC_POSITION_HSI14TRIM); - 930:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 931:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 932:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 933:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI14 Calibration value - 934:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note When HSI14TRIM is written, HSI14CAL is updated with the sum of - 935:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HSI14TRIM and the factory trim value - 936:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14TRIM LL_RCC_HSI14_GetCalibTrimming - 937:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 938:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 75 - - - 939:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibTrimming(void) - 940:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 941:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI14TRIM) >> RCC_POSITION_HSI14TRIM); - 942:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 943:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 944:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 945:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI14 Calibration trimming - 946:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14CAL LL_RCC_HSI14_GetCalibration - 947:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 948:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 949:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibration(void) - 950:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 951:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI14CAL) >> RCC_POSITION_HSI14CAL); - 952:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 953:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 954:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 955:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 956:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 957:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 958:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE - 959:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 960:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 961:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 962:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 963:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable Low Speed External (LSE) crystal. - 964:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEON LL_RCC_LSE_Enable - 965:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 966:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 967:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void) - 968:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 969:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); - 970:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 971:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 972:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 973:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable Low Speed External (LSE) crystal. - 974:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEON LL_RCC_LSE_Disable - 975:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 976:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 977:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void) - 978:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 979:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); - 980:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 981:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 982:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 983:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable external clock source (LSE bypass). - 984:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass - 985:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 986:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 987:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void) - 988:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 989:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); - 990:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 991:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 992:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 993:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable external clock source (LSE bypass). - 994:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass - 995:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 76 - - - 996:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 997:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void) - 998:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 999:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); -1000:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1001:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1002:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1003:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set LSE oscillator drive capability -1004:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note The oscillator is in Xtal mode when it is not in bypass mode. -1005:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEDRV LL_RCC_LSE_SetDriveCapability -1006:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param LSEDrive This parameter can be one of the following values: -1007:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_LOW -1008:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW -1009:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH -1010:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_HIGH -1011:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1012:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1013:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) -1014:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1015:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); -1016:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1017:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1018:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1019:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get LSE oscillator drive capability -1020:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability -1021:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1022:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_LOW -1023:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW -1024:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH -1025:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_HIGH -1026:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1027:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void) -1028:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1029:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV)); -1030:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1031:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1032:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1033:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if LSE oscillator Ready -1034:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady -1035:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1036:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1037:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) -1038:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)); -1040:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1041:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1042:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1043:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1044:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1045:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1046:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI -1047:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1048:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1049:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1050:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1051:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable LSI Oscillator -1052:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSION LL_RCC_LSI_Enable - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 77 - - -1053:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1054:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1055:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void) -1056:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1057:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CSR, RCC_CSR_LSION); -1058:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1059:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1060:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1061:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable LSI Oscillator -1062:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSION LL_RCC_LSI_Disable -1063:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1064:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1065:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void) -1066:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1067:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CSR, RCC_CSR_LSION); -1068:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1069:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1070:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1071:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if LSI is Ready -1072:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady -1073:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1074:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1075:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void) -1076:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1077:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)); -1078:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1079:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1080:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1081:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1082:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1083:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1084:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System -1085:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1086:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1087:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1088:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1089:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure the system clock source -1090:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR SW LL_RCC_SetSysClkSource -1091:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Source This parameter can be one of the following values: -1092:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI -1093:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE -1094:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL -1095:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI48 (*) -1096:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1097:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1098:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1099:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) -1101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); -1103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get the system clock source -1107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR SWS LL_RCC_GetSysClkSource -1108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 78 - - -1110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE -1111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL -1112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*) -1113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) -1117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); -1119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set AHB prescaler -1123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler -1124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Prescaler This parameter can be one of the following values: -1125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_1 -1126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_2 -1127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_4 -1128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_8 -1129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_16 -1130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_64 -1131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_128 -1132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_256 -1133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_512 -1134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) - 213 .loc 5 1136 22 view .LVU50 - 214 .LBB49: -1137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler); - 215 .loc 5 1138 3 view .LVU51 - 216 0034 5A68 ldr r2, [r3, #4] - 217 0036 7031 adds r1, r1, #112 - 218 0038 8A43 bics r2, r1 - 219 003a 5A60 str r2, [r3, #4] - 220 .LVL8: - 221 .loc 5 1138 3 is_stmt 0 view .LVU52 - 222 .LBE49: - 223 .LBE48: - 129:Src/main.c **** LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI); - 224 .loc 1 129 3 is_stmt 1 view .LVU53 - 225 .LBB50: - 226 .LBI50: -1139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set APB1 prescaler -1143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PPRE LL_RCC_SetAPB1Prescaler -1144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Prescaler This parameter can be one of the following values: -1145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_1 -1146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_2 -1147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_4 -1148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_8 -1149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_16 -1150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 79 - - -1152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) - 227 .loc 5 1152 22 view .LVU54 - 228 .LBB51: -1153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler); - 229 .loc 5 1154 3 view .LVU55 - 230 003c 5A68 ldr r2, [r3, #4] - 231 003e 0C49 ldr r1, .L8+8 - 232 0040 0A40 ands r2, r1 - 233 0042 5A60 str r2, [r3, #4] - 234 .LVL9: - 235 .loc 5 1154 3 is_stmt 0 view .LVU56 - 236 .LBE51: - 237 .LBE50: - 130:Src/main.c **** - 238 .loc 1 130 3 is_stmt 1 view .LVU57 - 239 .LBB52: - 240 .LBI52: -1100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 241 .loc 5 1100 22 view .LVU58 - 242 .LBB53: -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 243 .loc 5 1102 3 view .LVU59 - 244 0044 5A68 ldr r2, [r3, #4] - 245 0046 0321 movs r1, #3 - 246 0048 8A43 bics r2, r1 - 247 004a 5A60 str r2, [r3, #4] - 248 .LVL10: - 249 .L7: -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 250 .loc 5 1102 3 is_stmt 0 view .LVU60 - 251 .LBE53: - 252 .LBE52: - 136:Src/main.c **** LL_Init1msTick(8000000); - 253 .loc 1 136 3 is_stmt 1 discriminator 1 view .LVU61 - 133:Src/main.c **** { - 254 .loc 1 133 8 discriminator 1 view .LVU62 - 255 .LBB54: - 256 .LBI54: -1116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 257 .loc 5 1116 26 discriminator 1 view .LVU63 - 258 .LBB55: -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 259 .loc 5 1118 3 discriminator 1 view .LVU64 -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 260 .loc 5 1118 21 is_stmt 0 discriminator 1 view .LVU65 - 261 004c 074B ldr r3, .L8+4 - 262 004e 5B68 ldr r3, [r3, #4] -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 263 .loc 5 1118 10 discriminator 1 view .LVU66 - 264 0050 0C22 movs r2, #12 - 265 .LBE55: - 266 .LBE54: - 133:Src/main.c **** { - 267 .loc 1 133 8 discriminator 1 view .LVU67 - 268 0052 1A42 tst r2, r3 - 269 0054 FAD1 bne .L7 - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 80 - - - 137:Src/main.c **** LL_SetSystemCoreClock(8000000); - 270 .loc 1 137 3 is_stmt 1 view .LVU68 - 271 0056 074C ldr r4, .L8+12 - 272 0058 2000 movs r0, r4 - 273 005a FFF7FEFF bl LL_Init1msTick - 274 .LVL11: - 138:Src/main.c **** } - 275 .loc 1 138 3 view .LVU69 - 276 005e 2000 movs r0, r4 - 277 0060 FFF7FEFF bl LL_SetSystemCoreClock - 278 .LVL12: - 139:Src/main.c **** - 279 .loc 1 139 1 is_stmt 0 view .LVU70 - 280 @ sp needed - 281 0064 10BD pop {r4, pc} - 282 .L9: - 283 0066 C046 .align 2 - 284 .L8: - 285 0068 00200240 .word 1073881088 - 286 006c 00100240 .word 1073876992 - 287 0070 FFF8FFFF .word -1793 - 288 0074 00127A00 .word 8000000 - 289 .cfi_endproc - 290 .LFE418: - 292 .section .text.main,"ax",%progbits - 293 .align 1 - 294 .global main - 295 .syntax unified - 296 .code 16 - 297 .thumb_func - 298 .fpu softvfp - 300 main: - 301 .LFB417: - 65:Src/main.c **** /* USER CODE BEGIN 1 */ - 302 .loc 1 65 1 is_stmt 1 view -0 - 303 .cfi_startproc - 304 @ Volatile: function does not return. - 305 @ args = 0, pretend = 0, frame = 8 - 306 @ frame_needed = 0, uses_anonymous_args = 0 - 307 0000 00B5 push {lr} - 308 .LCFI3: - 309 .cfi_def_cfa_offset 4 - 310 .cfi_offset 14, -4 - 311 0002 83B0 sub sp, sp, #12 - 312 .LCFI4: - 313 .cfi_def_cfa_offset 16 - 74:Src/main.c **** LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR); - 314 .loc 1 74 3 view .LVU72 - 315 .LVL13: - 316 .LBB56: - 317 .LBI56: - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Check if AHB1 peripheral clock is enabled or not - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_IsEnabledClock\n - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_IsEnabledClock\n - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 81 - - - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_IsEnabledClock\n - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_IsEnabledClock\n - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_IsEnabledClock\n - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_IsEnabledClock\n - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_IsEnabledClock\n - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_IsEnabledClock\n - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_IsEnabledClock\n - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_IsEnabledClock\n - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_IsEnabledClock\n - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_IsEnabledClock - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval State of Periphs (1 or 0). - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** return (READ_BIT(RCC->AHBENR, Periphs) == Periphs); - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Disable AHB1 peripherals clock. - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_DisableClock\n - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_DisableClock\n - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_DisableClock\n - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_DisableClock\n - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_DisableClock\n - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_DisableClock\n - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_DisableClock\n - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_DisableClock\n - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_DisableClock\n - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_DisableClock\n - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_DisableClock\n - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_DisableClock - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 82 - - - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs) - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->AHBENR, Periphs); - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Force AHB1 peripherals reset. - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBRSTR GPIOARST LL_AHB1_GRP1_ForceReset\n - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOBRST LL_AHB1_GRP1_ForceReset\n - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOCRST LL_AHB1_GRP1_ForceReset\n - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIODRST LL_AHB1_GRP1_ForceReset\n - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOERST LL_AHB1_GRP1_ForceReset\n - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOFRST LL_AHB1_GRP1_ForceReset\n - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR TSCRST LL_AHB1_GRP1_ForceReset - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_ALL - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs) - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->AHBRSTR, Periphs); - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Release AHB1 peripherals reset. - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBRSTR GPIOARST LL_AHB1_GRP1_ReleaseReset\n - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOBRST LL_AHB1_GRP1_ReleaseReset\n - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOCRST LL_AHB1_GRP1_ReleaseReset\n - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIODRST LL_AHB1_GRP1_ReleaseReset\n - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOERST LL_AHB1_GRP1_ReleaseReset\n - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOFRST LL_AHB1_GRP1_ReleaseReset\n - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR TSCRST LL_AHB1_GRP1_ReleaseReset - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_ALL - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 83 - - - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs) - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->AHBRSTR, Periphs); - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1_GRP1 APB1 GRP1 - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Enable APB1 peripherals clock (available in register 1). - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_EnableClock\n - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM3EN LL_APB1_GRP1_EnableClock\n - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM6EN LL_APB1_GRP1_EnableClock\n - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM7EN LL_APB1_GRP1_EnableClock\n - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM14EN LL_APB1_GRP1_EnableClock\n - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR WWDGEN LL_APB1_GRP1_EnableClock\n - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR SPI2EN LL_APB1_GRP1_EnableClock\n - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART2EN LL_APB1_GRP1_EnableClock\n - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART3EN LL_APB1_GRP1_EnableClock\n - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART4EN LL_APB1_GRP1_EnableClock\n - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART5EN LL_APB1_GRP1_EnableClock\n - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C1EN LL_APB1_GRP1_EnableClock\n - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C2EN LL_APB1_GRP1_EnableClock\n - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USBEN LL_APB1_GRP1_EnableClock\n - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CANEN LL_APB1_GRP1_EnableClock\n - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CRSEN LL_APB1_GRP1_EnableClock\n - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR PWREN LL_APB1_GRP1_EnableClock\n - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR DACEN LL_APB1_GRP1_EnableClock\n - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CECEN LL_APB1_GRP1_EnableClock - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 84 - - - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __IO uint32_t tmpreg; - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->APB1ENR, Periphs); - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Delay after an RCC peripheral clock enabling */ - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** tmpreg = READ_BIT(RCC->APB1ENR, Periphs); - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Check if APB1 peripheral clock is enabled or not (available in register 1). - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_IsEnabledClock\n - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM3EN LL_APB1_GRP1_IsEnabledClock\n - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM6EN LL_APB1_GRP1_IsEnabledClock\n - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM7EN LL_APB1_GRP1_IsEnabledClock\n - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM14EN LL_APB1_GRP1_IsEnabledClock\n - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR WWDGEN LL_APB1_GRP1_IsEnabledClock\n - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR SPI2EN LL_APB1_GRP1_IsEnabledClock\n - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART2EN LL_APB1_GRP1_IsEnabledClock\n - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART3EN LL_APB1_GRP1_IsEnabledClock\n - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART4EN LL_APB1_GRP1_IsEnabledClock\n - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART5EN LL_APB1_GRP1_IsEnabledClock\n - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C1EN LL_APB1_GRP1_IsEnabledClock\n - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C2EN LL_APB1_GRP1_IsEnabledClock\n - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USBEN LL_APB1_GRP1_IsEnabledClock\n - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CANEN LL_APB1_GRP1_IsEnabledClock\n - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CRSEN LL_APB1_GRP1_IsEnabledClock\n - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR PWREN LL_APB1_GRP1_IsEnabledClock\n - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR DACEN LL_APB1_GRP1_IsEnabledClock\n - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CECEN LL_APB1_GRP1_IsEnabledClock - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval State of Periphs (1 or 0). - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 85 - - - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs) - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs); - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Disable APB1 peripherals clock (available in register 1). - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_DisableClock\n - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM3EN LL_APB1_GRP1_DisableClock\n - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM6EN LL_APB1_GRP1_DisableClock\n - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM7EN LL_APB1_GRP1_DisableClock\n - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM14EN LL_APB1_GRP1_DisableClock\n - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR WWDGEN LL_APB1_GRP1_DisableClock\n - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR SPI2EN LL_APB1_GRP1_DisableClock\n - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART2EN LL_APB1_GRP1_DisableClock\n - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART3EN LL_APB1_GRP1_DisableClock\n - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART4EN LL_APB1_GRP1_DisableClock\n - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART5EN LL_APB1_GRP1_DisableClock\n - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C1EN LL_APB1_GRP1_DisableClock\n - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C2EN LL_APB1_GRP1_DisableClock\n - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USBEN LL_APB1_GRP1_DisableClock\n - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CANEN LL_APB1_GRP1_DisableClock\n - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CRSEN LL_APB1_GRP1_DisableClock\n - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR PWREN LL_APB1_GRP1_DisableClock\n - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR DACEN LL_APB1_GRP1_DisableClock\n - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CECEN LL_APB1_GRP1_DisableClock - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs) - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->APB1ENR, Periphs); - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 86 - - - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Force APB1 peripherals reset (available in register 1). - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ForceReset\n - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM3RST LL_APB1_GRP1_ForceReset\n - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM6RST LL_APB1_GRP1_ForceReset\n - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM7RST LL_APB1_GRP1_ForceReset\n - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM14RST LL_APB1_GRP1_ForceReset\n - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR WWDGRST LL_APB1_GRP1_ForceReset\n - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR SPI2RST LL_APB1_GRP1_ForceReset\n - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART2RST LL_APB1_GRP1_ForceReset\n - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART3RST LL_APB1_GRP1_ForceReset\n - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART4RST LL_APB1_GRP1_ForceReset\n - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART5RST LL_APB1_GRP1_ForceReset\n - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR I2C1RST LL_APB1_GRP1_ForceReset\n - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR I2C2RST LL_APB1_GRP1_ForceReset\n - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USBRST LL_APB1_GRP1_ForceReset\n - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CANRST LL_APB1_GRP1_ForceReset\n - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CRSRST LL_APB1_GRP1_ForceReset\n - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR PWRRST LL_APB1_GRP1_ForceReset\n - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR DACRST LL_APB1_GRP1_ForceReset\n - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CECRST LL_APB1_GRP1_ForceReset - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_ALL - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs) - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->APB1RSTR, Periphs); - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Release APB1 peripherals reset (available in register 1). - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ReleaseReset\n - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM3RST LL_APB1_GRP1_ReleaseReset\n - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM6RST LL_APB1_GRP1_ReleaseReset\n - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM7RST LL_APB1_GRP1_ReleaseReset\n - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM14RST LL_APB1_GRP1_ReleaseReset\n - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 87 - - - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR WWDGRST LL_APB1_GRP1_ReleaseReset\n - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR SPI2RST LL_APB1_GRP1_ReleaseReset\n - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART2RST LL_APB1_GRP1_ReleaseReset\n - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART3RST LL_APB1_GRP1_ReleaseReset\n - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART4RST LL_APB1_GRP1_ReleaseReset\n - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART5RST LL_APB1_GRP1_ReleaseReset\n - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR I2C1RST LL_APB1_GRP1_ReleaseReset\n - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR I2C2RST LL_APB1_GRP1_ReleaseReset\n - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USBRST LL_APB1_GRP1_ReleaseReset\n - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CANRST LL_APB1_GRP1_ReleaseReset\n - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CRSRST LL_APB1_GRP1_ReleaseReset\n - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR PWRRST LL_APB1_GRP1_ReleaseReset\n - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR DACRST LL_APB1_GRP1_ReleaseReset\n - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CECRST LL_APB1_GRP1_ReleaseReset - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_ALL - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs) - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->APB1RSTR, Periphs); - 624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1_GRP2 APB1 GRP2 - 631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Enable APB1 peripherals clock (available in register 2). - 636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB2ENR SYSCFGEN LL_APB1_GRP2_EnableClock\n - 637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR ADC1EN LL_APB1_GRP2_EnableClock\n - 638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR USART8EN LL_APB1_GRP2_EnableClock\n - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 88 - - - 639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR USART7EN LL_APB1_GRP2_EnableClock\n - 640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR USART6EN LL_APB1_GRP2_EnableClock\n - 641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR TIM1EN LL_APB1_GRP2_EnableClock\n - 642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR SPI1EN LL_APB1_GRP2_EnableClock\n - 643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR USART1EN LL_APB1_GRP2_EnableClock\n - 644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR TIM15EN LL_APB1_GRP2_EnableClock\n - 645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR TIM16EN LL_APB1_GRP2_EnableClock\n - 646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR TIM17EN LL_APB1_GRP2_EnableClock\n - 647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB2ENR DBGMCUEN LL_APB1_GRP2_EnableClock - 648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_SYSCFG - 650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_ADC1 - 651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_USART8 (*) - 652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_USART7 (*) - 653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_USART6 (*) - 654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_TIM1 - 655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_SPI1 - 656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_USART1 - 657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_TIM15 (*) - 658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_TIM16 - 659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_TIM17 - 660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP2_PERIPH_DBGMCU - 661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs) - 318 .loc 2 665 22 view .LVU73 - 319 .LBB57: - 666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __IO uint32_t tmpreg; - 320 .loc 2 667 3 view .LVU74 - 668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->APB2ENR, Periphs); - 321 .loc 2 668 3 view .LVU75 - 322 0004 164B ldr r3, .L12 - 323 0006 9969 ldr r1, [r3, #24] - 324 0008 0122 movs r2, #1 - 325 000a 1143 orrs r1, r2 - 326 000c 9961 str r1, [r3, #24] - 669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Delay after an RCC peripheral clock enabling */ - 670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** tmpreg = READ_BIT(RCC->APB2ENR, Periphs); - 327 .loc 2 670 3 view .LVU76 - 328 .loc 2 670 12 is_stmt 0 view .LVU77 - 329 000e 9969 ldr r1, [r3, #24] - 330 0010 0A40 ands r2, r1 - 331 .loc 2 670 10 view .LVU78 - 332 0012 0192 str r2, [sp, #4] - 671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 333 .loc 2 671 3 is_stmt 1 view .LVU79 - 334 0014 019A ldr r2, [sp, #4] - 335 .LVL14: - 336 .loc 2 671 3 is_stmt 0 view .LVU80 - 337 .LBE57: - 338 .LBE56: - 75:Src/main.c **** - 339 .loc 1 75 3 is_stmt 1 view .LVU81 - 340 .LBB58: - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 89 - - - 341 .LBI58: - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 342 .loc 2 415 22 view .LVU82 - 343 .LBB59: - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->APB1ENR, Periphs); - 344 .loc 2 417 3 view .LVU83 - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Delay after an RCC peripheral clock enabling */ - 345 .loc 2 418 3 view .LVU84 - 346 0016 DA69 ldr r2, [r3, #28] - 347 0018 8021 movs r1, #128 - 348 001a 4905 lsls r1, r1, #21 - 349 001c 0A43 orrs r2, r1 - 350 001e DA61 str r2, [r3, #28] - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 351 .loc 2 420 3 view .LVU85 - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 352 .loc 2 420 12 is_stmt 0 view .LVU86 - 353 0020 DB69 ldr r3, [r3, #28] - 354 0022 0B40 ands r3, r1 - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 355 .loc 2 420 10 view .LVU87 - 356 0024 0093 str r3, [sp] - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 357 .loc 2 421 3 is_stmt 1 view .LVU88 - 358 0026 009B ldr r3, [sp] - 359 .LVL15: - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 360 .loc 2 421 3 is_stmt 0 view .LVU89 - 361 .LBE59: - 362 .LBE58: - 79:Src/main.c **** - 363 .loc 1 79 3 is_stmt 1 view .LVU90 - 364 .LBB60: - 365 .LBI60: - 366 .file 6 "Drivers/CMSIS/Include/core_cm0.h" - 1:Drivers/CMSIS/Include/core_cm0.h **** /**************************************************************************//** - 2:Drivers/CMSIS/Include/core_cm0.h **** * @file core_cm0.h - 3:Drivers/CMSIS/Include/core_cm0.h **** * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File - 4:Drivers/CMSIS/Include/core_cm0.h **** * @version V5.0.5 - 5:Drivers/CMSIS/Include/core_cm0.h **** * @date 28. May 2018 - 6:Drivers/CMSIS/Include/core_cm0.h **** ******************************************************************************/ - 7:Drivers/CMSIS/Include/core_cm0.h **** /* - 8:Drivers/CMSIS/Include/core_cm0.h **** * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - 9:Drivers/CMSIS/Include/core_cm0.h **** * - 10:Drivers/CMSIS/Include/core_cm0.h **** * SPDX-License-Identifier: Apache-2.0 - 11:Drivers/CMSIS/Include/core_cm0.h **** * - 12:Drivers/CMSIS/Include/core_cm0.h **** * Licensed under the Apache License, Version 2.0 (the License); you may - 13:Drivers/CMSIS/Include/core_cm0.h **** * not use this file except in compliance with the License. - 14:Drivers/CMSIS/Include/core_cm0.h **** * You may obtain a copy of the License at - 15:Drivers/CMSIS/Include/core_cm0.h **** * - 16:Drivers/CMSIS/Include/core_cm0.h **** * www.apache.org/licenses/LICENSE-2.0 - 17:Drivers/CMSIS/Include/core_cm0.h **** * - 18:Drivers/CMSIS/Include/core_cm0.h **** * Unless required by applicable law or agreed to in writing, software - 19:Drivers/CMSIS/Include/core_cm0.h **** * distributed under the License is distributed on an AS IS BASIS, WITHOUT - 20:Drivers/CMSIS/Include/core_cm0.h **** * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - 21:Drivers/CMSIS/Include/core_cm0.h **** * See the License for the specific language governing permissions and - 22:Drivers/CMSIS/Include/core_cm0.h **** * limitations under the License. - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 90 - - - 23:Drivers/CMSIS/Include/core_cm0.h **** */ - 24:Drivers/CMSIS/Include/core_cm0.h **** - 25:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __ICCARM__ ) - 26:Drivers/CMSIS/Include/core_cm0.h **** #pragma system_include /* treat file as system include file for MISRA check */ - 27:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__clang__) - 28:Drivers/CMSIS/Include/core_cm0.h **** #pragma clang system_header /* treat file as system include file */ - 29:Drivers/CMSIS/Include/core_cm0.h **** #endif - 30:Drivers/CMSIS/Include/core_cm0.h **** - 31:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC - 32:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_GENERIC - 33:Drivers/CMSIS/Include/core_cm0.h **** - 34:Drivers/CMSIS/Include/core_cm0.h **** #include - 35:Drivers/CMSIS/Include/core_cm0.h **** - 36:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus - 37:Drivers/CMSIS/Include/core_cm0.h **** extern "C" { - 38:Drivers/CMSIS/Include/core_cm0.h **** #endif - 39:Drivers/CMSIS/Include/core_cm0.h **** - 40:Drivers/CMSIS/Include/core_cm0.h **** /** - 41:Drivers/CMSIS/Include/core_cm0.h **** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - 42:Drivers/CMSIS/Include/core_cm0.h **** CMSIS violates the following MISRA-C:2004 rules: - 43:Drivers/CMSIS/Include/core_cm0.h **** - 44:Drivers/CMSIS/Include/core_cm0.h **** \li Required Rule 8.5, object/function definition in header file.
- 45:Drivers/CMSIS/Include/core_cm0.h **** Function definitions in header files are used to allow 'inlining'. - 46:Drivers/CMSIS/Include/core_cm0.h **** - 47:Drivers/CMSIS/Include/core_cm0.h **** \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- 48:Drivers/CMSIS/Include/core_cm0.h **** Unions are used for effective representation of core registers. - 49:Drivers/CMSIS/Include/core_cm0.h **** - 50:Drivers/CMSIS/Include/core_cm0.h **** \li Advisory Rule 19.7, Function-like macro defined.
- 51:Drivers/CMSIS/Include/core_cm0.h **** Function-like macros are used to allow more efficient code. - 52:Drivers/CMSIS/Include/core_cm0.h **** */ - 53:Drivers/CMSIS/Include/core_cm0.h **** - 54:Drivers/CMSIS/Include/core_cm0.h **** - 55:Drivers/CMSIS/Include/core_cm0.h **** /******************************************************************************* - 56:Drivers/CMSIS/Include/core_cm0.h **** * CMSIS definitions - 57:Drivers/CMSIS/Include/core_cm0.h **** ******************************************************************************/ - 58:Drivers/CMSIS/Include/core_cm0.h **** /** - 59:Drivers/CMSIS/Include/core_cm0.h **** \ingroup Cortex_M0 - 60:Drivers/CMSIS/Include/core_cm0.h **** @{ - 61:Drivers/CMSIS/Include/core_cm0.h **** */ - 62:Drivers/CMSIS/Include/core_cm0.h **** - 63:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_version.h" - 64:Drivers/CMSIS/Include/core_cm0.h **** - 65:Drivers/CMSIS/Include/core_cm0.h **** /* CMSIS CM0 definitions */ - 66:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] C - 67:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] C - 68:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \ - 69:Drivers/CMSIS/Include/core_cm0.h **** __CM0_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL - 70:Drivers/CMSIS/Include/core_cm0.h **** - 71:Drivers/CMSIS/Include/core_cm0.h **** #define __CORTEX_M (0U) /*!< Cortex-M Core */ - 72:Drivers/CMSIS/Include/core_cm0.h **** - 73:Drivers/CMSIS/Include/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not. - 74:Drivers/CMSIS/Include/core_cm0.h **** This core does not support an FPU at all - 75:Drivers/CMSIS/Include/core_cm0.h **** */ - 76:Drivers/CMSIS/Include/core_cm0.h **** #define __FPU_USED 0U - 77:Drivers/CMSIS/Include/core_cm0.h **** - 78:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __CC_ARM ) - 79:Drivers/CMSIS/Include/core_cm0.h **** #if defined __TARGET_FPU_VFP - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 91 - - - 80:Drivers/CMSIS/Include/core_cm0.h **** #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - 81:Drivers/CMSIS/Include/core_cm0.h **** #endif - 82:Drivers/CMSIS/Include/core_cm0.h **** - 83:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - 84:Drivers/CMSIS/Include/core_cm0.h **** #if defined __ARM_PCS_VFP - 85:Drivers/CMSIS/Include/core_cm0.h **** #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - 86:Drivers/CMSIS/Include/core_cm0.h **** #endif - 87:Drivers/CMSIS/Include/core_cm0.h **** - 88:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __GNUC__ ) - 89:Drivers/CMSIS/Include/core_cm0.h **** #if defined (__VFP_FP__) && !defined(__SOFTFP__) - 90:Drivers/CMSIS/Include/core_cm0.h **** #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - 91:Drivers/CMSIS/Include/core_cm0.h **** #endif - 92:Drivers/CMSIS/Include/core_cm0.h **** - 93:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __ICCARM__ ) - 94:Drivers/CMSIS/Include/core_cm0.h **** #if defined __ARMVFP__ - 95:Drivers/CMSIS/Include/core_cm0.h **** #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - 96:Drivers/CMSIS/Include/core_cm0.h **** #endif - 97:Drivers/CMSIS/Include/core_cm0.h **** - 98:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TI_ARM__ ) - 99:Drivers/CMSIS/Include/core_cm0.h **** #if defined __TI_VFP_SUPPORT__ - 100:Drivers/CMSIS/Include/core_cm0.h **** #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - 101:Drivers/CMSIS/Include/core_cm0.h **** #endif - 102:Drivers/CMSIS/Include/core_cm0.h **** - 103:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TASKING__ ) - 104:Drivers/CMSIS/Include/core_cm0.h **** #if defined __FPU_VFP__ - 105:Drivers/CMSIS/Include/core_cm0.h **** #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - 106:Drivers/CMSIS/Include/core_cm0.h **** #endif - 107:Drivers/CMSIS/Include/core_cm0.h **** - 108:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __CSMC__ ) - 109:Drivers/CMSIS/Include/core_cm0.h **** #if ( __CSMC__ & 0x400U) - 110:Drivers/CMSIS/Include/core_cm0.h **** #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - 111:Drivers/CMSIS/Include/core_cm0.h **** #endif - 112:Drivers/CMSIS/Include/core_cm0.h **** - 113:Drivers/CMSIS/Include/core_cm0.h **** #endif - 114:Drivers/CMSIS/Include/core_cm0.h **** - 115:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - 116:Drivers/CMSIS/Include/core_cm0.h **** - 117:Drivers/CMSIS/Include/core_cm0.h **** - 118:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus - 119:Drivers/CMSIS/Include/core_cm0.h **** } - 120:Drivers/CMSIS/Include/core_cm0.h **** #endif - 121:Drivers/CMSIS/Include/core_cm0.h **** - 122:Drivers/CMSIS/Include/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */ - 123:Drivers/CMSIS/Include/core_cm0.h **** - 124:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CMSIS_GENERIC - 125:Drivers/CMSIS/Include/core_cm0.h **** - 126:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT - 127:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT - 128:Drivers/CMSIS/Include/core_cm0.h **** - 129:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus - 130:Drivers/CMSIS/Include/core_cm0.h **** extern "C" { - 131:Drivers/CMSIS/Include/core_cm0.h **** #endif - 132:Drivers/CMSIS/Include/core_cm0.h **** - 133:Drivers/CMSIS/Include/core_cm0.h **** /* check device defines and use defaults */ - 134:Drivers/CMSIS/Include/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES - 135:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CM0_REV - 136:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_REV 0x0000U - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 92 - - - 137:Drivers/CMSIS/Include/core_cm0.h **** #warning "__CM0_REV not defined in device header file; using default!" - 138:Drivers/CMSIS/Include/core_cm0.h **** #endif - 139:Drivers/CMSIS/Include/core_cm0.h **** - 140:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __NVIC_PRIO_BITS - 141:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_PRIO_BITS 2U - 142:Drivers/CMSIS/Include/core_cm0.h **** #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - 143:Drivers/CMSIS/Include/core_cm0.h **** #endif - 144:Drivers/CMSIS/Include/core_cm0.h **** - 145:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __Vendor_SysTickConfig - 146:Drivers/CMSIS/Include/core_cm0.h **** #define __Vendor_SysTickConfig 0U - 147:Drivers/CMSIS/Include/core_cm0.h **** #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - 148:Drivers/CMSIS/Include/core_cm0.h **** #endif - 149:Drivers/CMSIS/Include/core_cm0.h **** #endif - 150:Drivers/CMSIS/Include/core_cm0.h **** - 151:Drivers/CMSIS/Include/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */ - 152:Drivers/CMSIS/Include/core_cm0.h **** /** - 153:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_glob_defs CMSIS Global Defines - 154:Drivers/CMSIS/Include/core_cm0.h **** - 155:Drivers/CMSIS/Include/core_cm0.h **** IO Type Qualifiers are used - 156:Drivers/CMSIS/Include/core_cm0.h **** \li to specify the access to peripheral variables. - 157:Drivers/CMSIS/Include/core_cm0.h **** \li for automatic generation of peripheral register debug information. - 158:Drivers/CMSIS/Include/core_cm0.h **** */ - 159:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus - 160:Drivers/CMSIS/Include/core_cm0.h **** #define __I volatile /*!< Defines 'read only' permissions */ - 161:Drivers/CMSIS/Include/core_cm0.h **** #else - 162:Drivers/CMSIS/Include/core_cm0.h **** #define __I volatile const /*!< Defines 'read only' permissions */ - 163:Drivers/CMSIS/Include/core_cm0.h **** #endif - 164:Drivers/CMSIS/Include/core_cm0.h **** #define __O volatile /*!< Defines 'write only' permissions */ - 165:Drivers/CMSIS/Include/core_cm0.h **** #define __IO volatile /*!< Defines 'read / write' permissions */ - 166:Drivers/CMSIS/Include/core_cm0.h **** - 167:Drivers/CMSIS/Include/core_cm0.h **** /* following defines should be used for structure members */ - 168:Drivers/CMSIS/Include/core_cm0.h **** #define __IM volatile const /*! Defines 'read only' structure member permissions */ - 169:Drivers/CMSIS/Include/core_cm0.h **** #define __OM volatile /*! Defines 'write only' structure member permissions */ - 170:Drivers/CMSIS/Include/core_cm0.h **** #define __IOM volatile /*! Defines 'read / write' structure member permissions */ - 171:Drivers/CMSIS/Include/core_cm0.h **** - 172:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group Cortex_M0 */ - 173:Drivers/CMSIS/Include/core_cm0.h **** - 174:Drivers/CMSIS/Include/core_cm0.h **** - 175:Drivers/CMSIS/Include/core_cm0.h **** - 176:Drivers/CMSIS/Include/core_cm0.h **** /******************************************************************************* - 177:Drivers/CMSIS/Include/core_cm0.h **** * Register Abstraction - 178:Drivers/CMSIS/Include/core_cm0.h **** Core Register contain: - 179:Drivers/CMSIS/Include/core_cm0.h **** - Core Register - 180:Drivers/CMSIS/Include/core_cm0.h **** - Core NVIC Register - 181:Drivers/CMSIS/Include/core_cm0.h **** - Core SCB Register - 182:Drivers/CMSIS/Include/core_cm0.h **** - Core SysTick Register - 183:Drivers/CMSIS/Include/core_cm0.h **** ******************************************************************************/ - 184:Drivers/CMSIS/Include/core_cm0.h **** /** - 185:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_core_register Defines and Type Definitions - 186:Drivers/CMSIS/Include/core_cm0.h **** \brief Type definitions and defines for Cortex-M processor based devices. - 187:Drivers/CMSIS/Include/core_cm0.h **** */ - 188:Drivers/CMSIS/Include/core_cm0.h **** - 189:Drivers/CMSIS/Include/core_cm0.h **** /** - 190:Drivers/CMSIS/Include/core_cm0.h **** \ingroup CMSIS_core_register - 191:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_CORE Status and Control Registers - 192:Drivers/CMSIS/Include/core_cm0.h **** \brief Core Register type definitions. - 193:Drivers/CMSIS/Include/core_cm0.h **** @{ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 93 - - - 194:Drivers/CMSIS/Include/core_cm0.h **** */ - 195:Drivers/CMSIS/Include/core_cm0.h **** - 196:Drivers/CMSIS/Include/core_cm0.h **** /** - 197:Drivers/CMSIS/Include/core_cm0.h **** \brief Union type to access the Application Program Status Register (APSR). - 198:Drivers/CMSIS/Include/core_cm0.h **** */ - 199:Drivers/CMSIS/Include/core_cm0.h **** typedef union - 200:Drivers/CMSIS/Include/core_cm0.h **** { - 201:Drivers/CMSIS/Include/core_cm0.h **** struct - 202:Drivers/CMSIS/Include/core_cm0.h **** { - 203:Drivers/CMSIS/Include/core_cm0.h **** uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ - 204:Drivers/CMSIS/Include/core_cm0.h **** uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - 205:Drivers/CMSIS/Include/core_cm0.h **** uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - 206:Drivers/CMSIS/Include/core_cm0.h **** uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - 207:Drivers/CMSIS/Include/core_cm0.h **** uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - 208:Drivers/CMSIS/Include/core_cm0.h **** } b; /*!< Structure used for bit access */ - 209:Drivers/CMSIS/Include/core_cm0.h **** uint32_t w; /*!< Type used for word access */ - 210:Drivers/CMSIS/Include/core_cm0.h **** } APSR_Type; - 211:Drivers/CMSIS/Include/core_cm0.h **** - 212:Drivers/CMSIS/Include/core_cm0.h **** /* APSR Register Definitions */ - 213:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Pos 31U /*!< APSR - 214:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR - 215:Drivers/CMSIS/Include/core_cm0.h **** - 216:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Pos 30U /*!< APSR - 217:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR - 218:Drivers/CMSIS/Include/core_cm0.h **** - 219:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Pos 29U /*!< APSR - 220:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR - 221:Drivers/CMSIS/Include/core_cm0.h **** - 222:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Pos 28U /*!< APSR - 223:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR - 224:Drivers/CMSIS/Include/core_cm0.h **** - 225:Drivers/CMSIS/Include/core_cm0.h **** - 226:Drivers/CMSIS/Include/core_cm0.h **** /** - 227:Drivers/CMSIS/Include/core_cm0.h **** \brief Union type to access the Interrupt Program Status Register (IPSR). - 228:Drivers/CMSIS/Include/core_cm0.h **** */ - 229:Drivers/CMSIS/Include/core_cm0.h **** typedef union - 230:Drivers/CMSIS/Include/core_cm0.h **** { - 231:Drivers/CMSIS/Include/core_cm0.h **** struct - 232:Drivers/CMSIS/Include/core_cm0.h **** { - 233:Drivers/CMSIS/Include/core_cm0.h **** uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - 234:Drivers/CMSIS/Include/core_cm0.h **** uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - 235:Drivers/CMSIS/Include/core_cm0.h **** } b; /*!< Structure used for bit access */ - 236:Drivers/CMSIS/Include/core_cm0.h **** uint32_t w; /*!< Type used for word access */ - 237:Drivers/CMSIS/Include/core_cm0.h **** } IPSR_Type; - 238:Drivers/CMSIS/Include/core_cm0.h **** - 239:Drivers/CMSIS/Include/core_cm0.h **** /* IPSR Register Definitions */ - 240:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Pos 0U /*!< IPSR - 241:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR - 242:Drivers/CMSIS/Include/core_cm0.h **** - 243:Drivers/CMSIS/Include/core_cm0.h **** - 244:Drivers/CMSIS/Include/core_cm0.h **** /** - 245:Drivers/CMSIS/Include/core_cm0.h **** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - 246:Drivers/CMSIS/Include/core_cm0.h **** */ - 247:Drivers/CMSIS/Include/core_cm0.h **** typedef union - 248:Drivers/CMSIS/Include/core_cm0.h **** { - 249:Drivers/CMSIS/Include/core_cm0.h **** struct - 250:Drivers/CMSIS/Include/core_cm0.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 94 - - - 251:Drivers/CMSIS/Include/core_cm0.h **** uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - 252:Drivers/CMSIS/Include/core_cm0.h **** uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ - 253:Drivers/CMSIS/Include/core_cm0.h **** uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - 254:Drivers/CMSIS/Include/core_cm0.h **** uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ - 255:Drivers/CMSIS/Include/core_cm0.h **** uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - 256:Drivers/CMSIS/Include/core_cm0.h **** uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - 257:Drivers/CMSIS/Include/core_cm0.h **** uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - 258:Drivers/CMSIS/Include/core_cm0.h **** uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - 259:Drivers/CMSIS/Include/core_cm0.h **** } b; /*!< Structure used for bit access */ - 260:Drivers/CMSIS/Include/core_cm0.h **** uint32_t w; /*!< Type used for word access */ - 261:Drivers/CMSIS/Include/core_cm0.h **** } xPSR_Type; - 262:Drivers/CMSIS/Include/core_cm0.h **** - 263:Drivers/CMSIS/Include/core_cm0.h **** /* xPSR Register Definitions */ - 264:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Pos 31U /*!< xPSR - 265:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR - 266:Drivers/CMSIS/Include/core_cm0.h **** - 267:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Pos 30U /*!< xPSR - 268:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR - 269:Drivers/CMSIS/Include/core_cm0.h **** - 270:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Pos 29U /*!< xPSR - 271:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR - 272:Drivers/CMSIS/Include/core_cm0.h **** - 273:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Pos 28U /*!< xPSR - 274:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR - 275:Drivers/CMSIS/Include/core_cm0.h **** - 276:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Pos 24U /*!< xPSR - 277:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR - 278:Drivers/CMSIS/Include/core_cm0.h **** - 279:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Pos 0U /*!< xPSR - 280:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR - 281:Drivers/CMSIS/Include/core_cm0.h **** - 282:Drivers/CMSIS/Include/core_cm0.h **** - 283:Drivers/CMSIS/Include/core_cm0.h **** /** - 284:Drivers/CMSIS/Include/core_cm0.h **** \brief Union type to access the Control Registers (CONTROL). - 285:Drivers/CMSIS/Include/core_cm0.h **** */ - 286:Drivers/CMSIS/Include/core_cm0.h **** typedef union - 287:Drivers/CMSIS/Include/core_cm0.h **** { - 288:Drivers/CMSIS/Include/core_cm0.h **** struct - 289:Drivers/CMSIS/Include/core_cm0.h **** { - 290:Drivers/CMSIS/Include/core_cm0.h **** uint32_t _reserved0:1; /*!< bit: 0 Reserved */ - 291:Drivers/CMSIS/Include/core_cm0.h **** uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - 292:Drivers/CMSIS/Include/core_cm0.h **** uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - 293:Drivers/CMSIS/Include/core_cm0.h **** } b; /*!< Structure used for bit access */ - 294:Drivers/CMSIS/Include/core_cm0.h **** uint32_t w; /*!< Type used for word access */ - 295:Drivers/CMSIS/Include/core_cm0.h **** } CONTROL_Type; - 296:Drivers/CMSIS/Include/core_cm0.h **** - 297:Drivers/CMSIS/Include/core_cm0.h **** /* CONTROL Register Definitions */ - 298:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Pos 1U /*!< CONT - 299:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONT - 300:Drivers/CMSIS/Include/core_cm0.h **** - 301:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CORE */ - 302:Drivers/CMSIS/Include/core_cm0.h **** - 303:Drivers/CMSIS/Include/core_cm0.h **** - 304:Drivers/CMSIS/Include/core_cm0.h **** /** - 305:Drivers/CMSIS/Include/core_cm0.h **** \ingroup CMSIS_core_register - 306:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - 307:Drivers/CMSIS/Include/core_cm0.h **** \brief Type definitions for the NVIC Registers - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 95 - - - 308:Drivers/CMSIS/Include/core_cm0.h **** @{ - 309:Drivers/CMSIS/Include/core_cm0.h **** */ - 310:Drivers/CMSIS/Include/core_cm0.h **** - 311:Drivers/CMSIS/Include/core_cm0.h **** /** - 312:Drivers/CMSIS/Include/core_cm0.h **** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - 313:Drivers/CMSIS/Include/core_cm0.h **** */ - 314:Drivers/CMSIS/Include/core_cm0.h **** typedef struct - 315:Drivers/CMSIS/Include/core_cm0.h **** { - 316:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - 317:Drivers/CMSIS/Include/core_cm0.h **** uint32_t RESERVED0[31U]; - 318:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register - 319:Drivers/CMSIS/Include/core_cm0.h **** uint32_t RSERVED1[31U]; - 320:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register * - 321:Drivers/CMSIS/Include/core_cm0.h **** uint32_t RESERVED2[31U]; - 322:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register - 323:Drivers/CMSIS/Include/core_cm0.h **** uint32_t RESERVED3[31U]; - 324:Drivers/CMSIS/Include/core_cm0.h **** uint32_t RESERVED4[64U]; - 325:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ - 326:Drivers/CMSIS/Include/core_cm0.h **** } NVIC_Type; - 327:Drivers/CMSIS/Include/core_cm0.h **** - 328:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_NVIC */ - 329:Drivers/CMSIS/Include/core_cm0.h **** - 330:Drivers/CMSIS/Include/core_cm0.h **** - 331:Drivers/CMSIS/Include/core_cm0.h **** /** - 332:Drivers/CMSIS/Include/core_cm0.h **** \ingroup CMSIS_core_register - 333:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_SCB System Control Block (SCB) - 334:Drivers/CMSIS/Include/core_cm0.h **** \brief Type definitions for the System Control Block Registers - 335:Drivers/CMSIS/Include/core_cm0.h **** @{ - 336:Drivers/CMSIS/Include/core_cm0.h **** */ - 337:Drivers/CMSIS/Include/core_cm0.h **** - 338:Drivers/CMSIS/Include/core_cm0.h **** /** - 339:Drivers/CMSIS/Include/core_cm0.h **** \brief Structure type to access the System Control Block (SCB). - 340:Drivers/CMSIS/Include/core_cm0.h **** */ - 341:Drivers/CMSIS/Include/core_cm0.h **** typedef struct - 342:Drivers/CMSIS/Include/core_cm0.h **** { - 343:Drivers/CMSIS/Include/core_cm0.h **** __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - 344:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Regi - 345:Drivers/CMSIS/Include/core_cm0.h **** uint32_t RESERVED0; - 346:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset - 347:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - 348:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register * - 349:Drivers/CMSIS/Include/core_cm0.h **** uint32_t RESERVED1; - 350:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registe - 351:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State - 352:Drivers/CMSIS/Include/core_cm0.h **** } SCB_Type; - 353:Drivers/CMSIS/Include/core_cm0.h **** - 354:Drivers/CMSIS/Include/core_cm0.h **** /* SCB CPUID Register Definitions */ - 355:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB - 356:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB - 357:Drivers/CMSIS/Include/core_cm0.h **** - 358:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos 20U /*!< SCB - 359:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB - 360:Drivers/CMSIS/Include/core_cm0.h **** - 361:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB - 362:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB - 363:Drivers/CMSIS/Include/core_cm0.h **** - 364:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos 4U /*!< SCB - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 96 - - - 365:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB - 366:Drivers/CMSIS/Include/core_cm0.h **** - 367:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Pos 0U /*!< SCB - 368:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB - 369:Drivers/CMSIS/Include/core_cm0.h **** - 370:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */ - 371:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB - 372:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB - 373:Drivers/CMSIS/Include/core_cm0.h **** - 374:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB - 375:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB - 376:Drivers/CMSIS/Include/core_cm0.h **** - 377:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB - 378:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB - 379:Drivers/CMSIS/Include/core_cm0.h **** - 380:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB - 381:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB - 382:Drivers/CMSIS/Include/core_cm0.h **** - 383:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB - 384:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB - 385:Drivers/CMSIS/Include/core_cm0.h **** - 386:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB - 387:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB - 388:Drivers/CMSIS/Include/core_cm0.h **** - 389:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB - 390:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB - 391:Drivers/CMSIS/Include/core_cm0.h **** - 392:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB - 393:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB - 394:Drivers/CMSIS/Include/core_cm0.h **** - 395:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB - 396:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB - 397:Drivers/CMSIS/Include/core_cm0.h **** - 398:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */ - 399:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB - 400:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB - 401:Drivers/CMSIS/Include/core_cm0.h **** - 402:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB - 403:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB - 404:Drivers/CMSIS/Include/core_cm0.h **** - 405:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB - 406:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB - 407:Drivers/CMSIS/Include/core_cm0.h **** - 408:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB - 409:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB - 410:Drivers/CMSIS/Include/core_cm0.h **** - 411:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB - 412:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB - 413:Drivers/CMSIS/Include/core_cm0.h **** - 414:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Control Register Definitions */ - 415:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB - 416:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB - 417:Drivers/CMSIS/Include/core_cm0.h **** - 418:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB - 419:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB - 420:Drivers/CMSIS/Include/core_cm0.h **** - 421:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 97 - - - 422:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB - 423:Drivers/CMSIS/Include/core_cm0.h **** - 424:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Configuration Control Register Definitions */ - 425:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos 9U /*!< SCB - 426:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB - 427:Drivers/CMSIS/Include/core_cm0.h **** - 428:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB - 429:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB - 430:Drivers/CMSIS/Include/core_cm0.h **** - 431:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */ - 432:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB - 433:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB - 434:Drivers/CMSIS/Include/core_cm0.h **** - 435:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SCB */ - 436:Drivers/CMSIS/Include/core_cm0.h **** - 437:Drivers/CMSIS/Include/core_cm0.h **** - 438:Drivers/CMSIS/Include/core_cm0.h **** /** - 439:Drivers/CMSIS/Include/core_cm0.h **** \ingroup CMSIS_core_register - 440:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_SysTick System Tick Timer (SysTick) - 441:Drivers/CMSIS/Include/core_cm0.h **** \brief Type definitions for the System Timer Registers. - 442:Drivers/CMSIS/Include/core_cm0.h **** @{ - 443:Drivers/CMSIS/Include/core_cm0.h **** */ - 444:Drivers/CMSIS/Include/core_cm0.h **** - 445:Drivers/CMSIS/Include/core_cm0.h **** /** - 446:Drivers/CMSIS/Include/core_cm0.h **** \brief Structure type to access the System Timer (SysTick). - 447:Drivers/CMSIS/Include/core_cm0.h **** */ - 448:Drivers/CMSIS/Include/core_cm0.h **** typedef struct - 449:Drivers/CMSIS/Include/core_cm0.h **** { - 450:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Regis - 451:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - 452:Drivers/CMSIS/Include/core_cm0.h **** __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register * - 453:Drivers/CMSIS/Include/core_cm0.h **** __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ - 454:Drivers/CMSIS/Include/core_cm0.h **** } SysTick_Type; - 455:Drivers/CMSIS/Include/core_cm0.h **** - 456:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Control / Status Register Definitions */ - 457:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysT - 458:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysT - 459:Drivers/CMSIS/Include/core_cm0.h **** - 460:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysT - 461:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysT - 462:Drivers/CMSIS/Include/core_cm0.h **** - 463:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos 1U /*!< SysT - 464:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysT - 465:Drivers/CMSIS/Include/core_cm0.h **** - 466:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos 0U /*!< SysT - 467:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysT - 468:Drivers/CMSIS/Include/core_cm0.h **** - 469:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Reload Register Definitions */ - 470:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos 0U /*!< SysT - 471:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysT - 472:Drivers/CMSIS/Include/core_cm0.h **** - 473:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Current Register Definitions */ - 474:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos 0U /*!< SysT - 475:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysT - 476:Drivers/CMSIS/Include/core_cm0.h **** - 477:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Calibration Register Definitions */ - 478:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos 31U /*!< SysT - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 98 - - - 479:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysT - 480:Drivers/CMSIS/Include/core_cm0.h **** - 481:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos 30U /*!< SysT - 482:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysT - 483:Drivers/CMSIS/Include/core_cm0.h **** - 484:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos 0U /*!< SysT - 485:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysT - 486:Drivers/CMSIS/Include/core_cm0.h **** - 487:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SysTick */ - 488:Drivers/CMSIS/Include/core_cm0.h **** - 489:Drivers/CMSIS/Include/core_cm0.h **** - 490:Drivers/CMSIS/Include/core_cm0.h **** /** - 491:Drivers/CMSIS/Include/core_cm0.h **** \ingroup CMSIS_core_register - 492:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - 493:Drivers/CMSIS/Include/core_cm0.h **** \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove - 494:Drivers/CMSIS/Include/core_cm0.h **** Therefore they are not covered by the Cortex-M0 header file. - 495:Drivers/CMSIS/Include/core_cm0.h **** @{ - 496:Drivers/CMSIS/Include/core_cm0.h **** */ - 497:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */ - 498:Drivers/CMSIS/Include/core_cm0.h **** - 499:Drivers/CMSIS/Include/core_cm0.h **** - 500:Drivers/CMSIS/Include/core_cm0.h **** /** - 501:Drivers/CMSIS/Include/core_cm0.h **** \ingroup CMSIS_core_register - 502:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_core_bitfield Core register bit field macros - 503:Drivers/CMSIS/Include/core_cm0.h **** \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - 504:Drivers/CMSIS/Include/core_cm0.h **** @{ - 505:Drivers/CMSIS/Include/core_cm0.h **** */ - 506:Drivers/CMSIS/Include/core_cm0.h **** - 507:Drivers/CMSIS/Include/core_cm0.h **** /** - 508:Drivers/CMSIS/Include/core_cm0.h **** \brief Mask and shift a bit field value for use in a register bit range. - 509:Drivers/CMSIS/Include/core_cm0.h **** \param[in] field Name of the register bit field. - 510:Drivers/CMSIS/Include/core_cm0.h **** \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - 511:Drivers/CMSIS/Include/core_cm0.h **** \return Masked and shifted value. - 512:Drivers/CMSIS/Include/core_cm0.h **** */ - 513:Drivers/CMSIS/Include/core_cm0.h **** #define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - 514:Drivers/CMSIS/Include/core_cm0.h **** - 515:Drivers/CMSIS/Include/core_cm0.h **** /** - 516:Drivers/CMSIS/Include/core_cm0.h **** \brief Mask and shift a register value to extract a bit filed value. - 517:Drivers/CMSIS/Include/core_cm0.h **** \param[in] field Name of the register bit field. - 518:Drivers/CMSIS/Include/core_cm0.h **** \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - 519:Drivers/CMSIS/Include/core_cm0.h **** \return Masked and shifted bit field value. - 520:Drivers/CMSIS/Include/core_cm0.h **** */ - 521:Drivers/CMSIS/Include/core_cm0.h **** #define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - 522:Drivers/CMSIS/Include/core_cm0.h **** - 523:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */ - 524:Drivers/CMSIS/Include/core_cm0.h **** - 525:Drivers/CMSIS/Include/core_cm0.h **** - 526:Drivers/CMSIS/Include/core_cm0.h **** /** - 527:Drivers/CMSIS/Include/core_cm0.h **** \ingroup CMSIS_core_register - 528:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_core_base Core Definitions - 529:Drivers/CMSIS/Include/core_cm0.h **** \brief Definitions for base addresses, unions, and structures. - 530:Drivers/CMSIS/Include/core_cm0.h **** @{ - 531:Drivers/CMSIS/Include/core_cm0.h **** */ - 532:Drivers/CMSIS/Include/core_cm0.h **** - 533:Drivers/CMSIS/Include/core_cm0.h **** /* Memory mapping of Core Hardware */ - 534:Drivers/CMSIS/Include/core_cm0.h **** #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas - 535:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 99 - - - 536:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ - 537:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas - 538:Drivers/CMSIS/Include/core_cm0.h **** - 539:Drivers/CMSIS/Include/core_cm0.h **** #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct - 540:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration st - 541:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc - 542:Drivers/CMSIS/Include/core_cm0.h **** - 543:Drivers/CMSIS/Include/core_cm0.h **** - 544:Drivers/CMSIS/Include/core_cm0.h **** /*@} */ - 545:Drivers/CMSIS/Include/core_cm0.h **** - 546:Drivers/CMSIS/Include/core_cm0.h **** - 547:Drivers/CMSIS/Include/core_cm0.h **** - 548:Drivers/CMSIS/Include/core_cm0.h **** /******************************************************************************* - 549:Drivers/CMSIS/Include/core_cm0.h **** * Hardware Abstraction Layer - 550:Drivers/CMSIS/Include/core_cm0.h **** Core Function Interface contains: - 551:Drivers/CMSIS/Include/core_cm0.h **** - Core NVIC Functions - 552:Drivers/CMSIS/Include/core_cm0.h **** - Core SysTick Functions - 553:Drivers/CMSIS/Include/core_cm0.h **** - Core Register Access Functions - 554:Drivers/CMSIS/Include/core_cm0.h **** ******************************************************************************/ - 555:Drivers/CMSIS/Include/core_cm0.h **** /** - 556:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference - 557:Drivers/CMSIS/Include/core_cm0.h **** */ - 558:Drivers/CMSIS/Include/core_cm0.h **** - 559:Drivers/CMSIS/Include/core_cm0.h **** - 560:Drivers/CMSIS/Include/core_cm0.h **** - 561:Drivers/CMSIS/Include/core_cm0.h **** /* ########################## NVIC functions #################################### */ - 562:Drivers/CMSIS/Include/core_cm0.h **** /** - 563:Drivers/CMSIS/Include/core_cm0.h **** \ingroup CMSIS_Core_FunctionInterface - 564:Drivers/CMSIS/Include/core_cm0.h **** \defgroup CMSIS_Core_NVICFunctions NVIC Functions - 565:Drivers/CMSIS/Include/core_cm0.h **** \brief Functions that manage interrupts and exceptions via the NVIC. - 566:Drivers/CMSIS/Include/core_cm0.h **** @{ - 567:Drivers/CMSIS/Include/core_cm0.h **** */ - 568:Drivers/CMSIS/Include/core_cm0.h **** - 569:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL - 570:Drivers/CMSIS/Include/core_cm0.h **** #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - 571:Drivers/CMSIS/Include/core_cm0.h **** #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - 572:Drivers/CMSIS/Include/core_cm0.h **** #endif - 573:Drivers/CMSIS/Include/core_cm0.h **** #include CMSIS_NVIC_VIRTUAL_HEADER_FILE - 574:Drivers/CMSIS/Include/core_cm0.h **** #else - 575:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - 576:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - 577:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_EnableIRQ __NVIC_EnableIRQ - 578:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - 579:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_DisableIRQ __NVIC_DisableIRQ - 580:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - 581:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - 582:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - 583:Drivers/CMSIS/Include/core_cm0.h **** /*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0 */ - 584:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_SetPriority __NVIC_SetPriority - 585:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_GetPriority __NVIC_GetPriority - 586:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_SystemReset __NVIC_SystemReset - 587:Drivers/CMSIS/Include/core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */ - 588:Drivers/CMSIS/Include/core_cm0.h **** - 589:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL - 590:Drivers/CMSIS/Include/core_cm0.h **** #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - 591:Drivers/CMSIS/Include/core_cm0.h **** #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - 592:Drivers/CMSIS/Include/core_cm0.h **** #endif - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 100 - - - 593:Drivers/CMSIS/Include/core_cm0.h **** #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE - 594:Drivers/CMSIS/Include/core_cm0.h **** #else - 595:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_SetVector __NVIC_SetVector - 596:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_GetVector __NVIC_GetVector - 597:Drivers/CMSIS/Include/core_cm0.h **** #endif /* (CMSIS_VECTAB_VIRTUAL) */ - 598:Drivers/CMSIS/Include/core_cm0.h **** - 599:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_USER_IRQ_OFFSET 16 - 600:Drivers/CMSIS/Include/core_cm0.h **** - 601:Drivers/CMSIS/Include/core_cm0.h **** - 602:Drivers/CMSIS/Include/core_cm0.h **** /* The following EXC_RETURN values are saved the LR on exception entry */ - 603:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after ret - 604:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after retu - 605:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after retu - 606:Drivers/CMSIS/Include/core_cm0.h **** - 607:Drivers/CMSIS/Include/core_cm0.h **** - 608:Drivers/CMSIS/Include/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M */ - 609:Drivers/CMSIS/Include/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */ - 610:Drivers/CMSIS/Include/core_cm0.h **** #define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) - 611:Drivers/CMSIS/Include/core_cm0.h **** #define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) - 612:Drivers/CMSIS/Include/core_cm0.h **** #define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) - 613:Drivers/CMSIS/Include/core_cm0.h **** - 614:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X) - 615:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_GetPriorityGrouping() (0U) - 616:Drivers/CMSIS/Include/core_cm0.h **** - 617:Drivers/CMSIS/Include/core_cm0.h **** /** - 618:Drivers/CMSIS/Include/core_cm0.h **** \brief Enable Interrupt - 619:Drivers/CMSIS/Include/core_cm0.h **** \details Enables a device specific interrupt in the NVIC interrupt controller. - 620:Drivers/CMSIS/Include/core_cm0.h **** \param [in] IRQn Device specific interrupt number. - 621:Drivers/CMSIS/Include/core_cm0.h **** \note IRQn must not be negative. - 622:Drivers/CMSIS/Include/core_cm0.h **** */ - 623:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) - 624:Drivers/CMSIS/Include/core_cm0.h **** { - 625:Drivers/CMSIS/Include/core_cm0.h **** if ((int32_t)(IRQn) >= 0) - 626:Drivers/CMSIS/Include/core_cm0.h **** { - 627:Drivers/CMSIS/Include/core_cm0.h **** NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - 628:Drivers/CMSIS/Include/core_cm0.h **** } - 629:Drivers/CMSIS/Include/core_cm0.h **** } - 630:Drivers/CMSIS/Include/core_cm0.h **** - 631:Drivers/CMSIS/Include/core_cm0.h **** - 632:Drivers/CMSIS/Include/core_cm0.h **** /** - 633:Drivers/CMSIS/Include/core_cm0.h **** \brief Get Interrupt Enable status - 634:Drivers/CMSIS/Include/core_cm0.h **** \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - 635:Drivers/CMSIS/Include/core_cm0.h **** \param [in] IRQn Device specific interrupt number. - 636:Drivers/CMSIS/Include/core_cm0.h **** \return 0 Interrupt is not enabled. - 637:Drivers/CMSIS/Include/core_cm0.h **** \return 1 Interrupt is enabled. - 638:Drivers/CMSIS/Include/core_cm0.h **** \note IRQn must not be negative. - 639:Drivers/CMSIS/Include/core_cm0.h **** */ - 640:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) - 641:Drivers/CMSIS/Include/core_cm0.h **** { - 642:Drivers/CMSIS/Include/core_cm0.h **** if ((int32_t)(IRQn) >= 0) - 643:Drivers/CMSIS/Include/core_cm0.h **** { - 644:Drivers/CMSIS/Include/core_cm0.h **** return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL) - 645:Drivers/CMSIS/Include/core_cm0.h **** } - 646:Drivers/CMSIS/Include/core_cm0.h **** else - 647:Drivers/CMSIS/Include/core_cm0.h **** { - 648:Drivers/CMSIS/Include/core_cm0.h **** return(0U); - 649:Drivers/CMSIS/Include/core_cm0.h **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 101 - - - 650:Drivers/CMSIS/Include/core_cm0.h **** } - 651:Drivers/CMSIS/Include/core_cm0.h **** - 652:Drivers/CMSIS/Include/core_cm0.h **** - 653:Drivers/CMSIS/Include/core_cm0.h **** /** - 654:Drivers/CMSIS/Include/core_cm0.h **** \brief Disable Interrupt - 655:Drivers/CMSIS/Include/core_cm0.h **** \details Disables a device specific interrupt in the NVIC interrupt controller. - 656:Drivers/CMSIS/Include/core_cm0.h **** \param [in] IRQn Device specific interrupt number. - 657:Drivers/CMSIS/Include/core_cm0.h **** \note IRQn must not be negative. - 658:Drivers/CMSIS/Include/core_cm0.h **** */ - 659:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) - 660:Drivers/CMSIS/Include/core_cm0.h **** { - 661:Drivers/CMSIS/Include/core_cm0.h **** if ((int32_t)(IRQn) >= 0) - 662:Drivers/CMSIS/Include/core_cm0.h **** { - 663:Drivers/CMSIS/Include/core_cm0.h **** NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - 664:Drivers/CMSIS/Include/core_cm0.h **** __DSB(); - 665:Drivers/CMSIS/Include/core_cm0.h **** __ISB(); - 666:Drivers/CMSIS/Include/core_cm0.h **** } - 667:Drivers/CMSIS/Include/core_cm0.h **** } - 668:Drivers/CMSIS/Include/core_cm0.h **** - 669:Drivers/CMSIS/Include/core_cm0.h **** - 670:Drivers/CMSIS/Include/core_cm0.h **** /** - 671:Drivers/CMSIS/Include/core_cm0.h **** \brief Get Pending Interrupt - 672:Drivers/CMSIS/Include/core_cm0.h **** \details Reads the NVIC pending register and returns the pending bit for the specified device spe - 673:Drivers/CMSIS/Include/core_cm0.h **** \param [in] IRQn Device specific interrupt number. - 674:Drivers/CMSIS/Include/core_cm0.h **** \return 0 Interrupt status is not pending. - 675:Drivers/CMSIS/Include/core_cm0.h **** \return 1 Interrupt status is pending. - 676:Drivers/CMSIS/Include/core_cm0.h **** \note IRQn must not be negative. - 677:Drivers/CMSIS/Include/core_cm0.h **** */ - 678:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) - 679:Drivers/CMSIS/Include/core_cm0.h **** { - 680:Drivers/CMSIS/Include/core_cm0.h **** if ((int32_t)(IRQn) >= 0) - 681:Drivers/CMSIS/Include/core_cm0.h **** { - 682:Drivers/CMSIS/Include/core_cm0.h **** return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL) - 683:Drivers/CMSIS/Include/core_cm0.h **** } - 684:Drivers/CMSIS/Include/core_cm0.h **** else - 685:Drivers/CMSIS/Include/core_cm0.h **** { - 686:Drivers/CMSIS/Include/core_cm0.h **** return(0U); - 687:Drivers/CMSIS/Include/core_cm0.h **** } - 688:Drivers/CMSIS/Include/core_cm0.h **** } - 689:Drivers/CMSIS/Include/core_cm0.h **** - 690:Drivers/CMSIS/Include/core_cm0.h **** - 691:Drivers/CMSIS/Include/core_cm0.h **** /** - 692:Drivers/CMSIS/Include/core_cm0.h **** \brief Set Pending Interrupt - 693:Drivers/CMSIS/Include/core_cm0.h **** \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - 694:Drivers/CMSIS/Include/core_cm0.h **** \param [in] IRQn Device specific interrupt number. - 695:Drivers/CMSIS/Include/core_cm0.h **** \note IRQn must not be negative. - 696:Drivers/CMSIS/Include/core_cm0.h **** */ - 697:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) - 698:Drivers/CMSIS/Include/core_cm0.h **** { - 699:Drivers/CMSIS/Include/core_cm0.h **** if ((int32_t)(IRQn) >= 0) - 700:Drivers/CMSIS/Include/core_cm0.h **** { - 701:Drivers/CMSIS/Include/core_cm0.h **** NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - 702:Drivers/CMSIS/Include/core_cm0.h **** } - 703:Drivers/CMSIS/Include/core_cm0.h **** } - 704:Drivers/CMSIS/Include/core_cm0.h **** - 705:Drivers/CMSIS/Include/core_cm0.h **** - 706:Drivers/CMSIS/Include/core_cm0.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 102 - - - 707:Drivers/CMSIS/Include/core_cm0.h **** \brief Clear Pending Interrupt - 708:Drivers/CMSIS/Include/core_cm0.h **** \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - 709:Drivers/CMSIS/Include/core_cm0.h **** \param [in] IRQn Device specific interrupt number. - 710:Drivers/CMSIS/Include/core_cm0.h **** \note IRQn must not be negative. - 711:Drivers/CMSIS/Include/core_cm0.h **** */ - 712:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) - 713:Drivers/CMSIS/Include/core_cm0.h **** { - 714:Drivers/CMSIS/Include/core_cm0.h **** if ((int32_t)(IRQn) >= 0) - 715:Drivers/CMSIS/Include/core_cm0.h **** { - 716:Drivers/CMSIS/Include/core_cm0.h **** NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - 717:Drivers/CMSIS/Include/core_cm0.h **** } - 718:Drivers/CMSIS/Include/core_cm0.h **** } - 719:Drivers/CMSIS/Include/core_cm0.h **** - 720:Drivers/CMSIS/Include/core_cm0.h **** - 721:Drivers/CMSIS/Include/core_cm0.h **** /** - 722:Drivers/CMSIS/Include/core_cm0.h **** \brief Set Interrupt Priority - 723:Drivers/CMSIS/Include/core_cm0.h **** \details Sets the priority of a device specific interrupt or a processor exception. - 724:Drivers/CMSIS/Include/core_cm0.h **** The interrupt number can be positive to specify a device specific interrupt, - 725:Drivers/CMSIS/Include/core_cm0.h **** or negative to specify a processor exception. - 726:Drivers/CMSIS/Include/core_cm0.h **** \param [in] IRQn Interrupt number. - 727:Drivers/CMSIS/Include/core_cm0.h **** \param [in] priority Priority to set. - 728:Drivers/CMSIS/Include/core_cm0.h **** \note The priority cannot be set for every processor exception. - 729:Drivers/CMSIS/Include/core_cm0.h **** */ - 730:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) - 367 .loc 6 730 22 view .LVU91 - 368 .LBB61: - 731:Drivers/CMSIS/Include/core_cm0.h **** { - 732:Drivers/CMSIS/Include/core_cm0.h **** if ((int32_t)(IRQn) >= 0) - 369 .loc 6 732 3 view .LVU92 - 733:Drivers/CMSIS/Include/core_cm0.h **** { - 734:Drivers/CMSIS/Include/core_cm0.h **** NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn)) - 735:Drivers/CMSIS/Include/core_cm0.h **** (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - 736:Drivers/CMSIS/Include/core_cm0.h **** } - 737:Drivers/CMSIS/Include/core_cm0.h **** else - 738:Drivers/CMSIS/Include/core_cm0.h **** { - 739:Drivers/CMSIS/Include/core_cm0.h **** SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn)) - 370 .loc 6 739 5 view .LVU93 - 371 .loc 6 739 52 is_stmt 0 view .LVU94 - 372 0028 0E49 ldr r1, .L12+4 - 373 002a 0B6A ldr r3, [r1, #32] - 374 .loc 6 739 33 view .LVU95 - 375 002c 1B02 lsls r3, r3, #8 - 376 002e 1B0A lsrs r3, r3, #8 - 377 .loc 6 739 102 view .LVU96 - 378 0030 C022 movs r2, #192 - 379 0032 1206 lsls r2, r2, #24 - 380 0034 1343 orrs r3, r2 - 381 .loc 6 739 30 view .LVU97 - 382 0036 0B62 str r3, [r1, #32] - 383 .LVL16: - 384 .loc 6 739 30 view .LVU98 - 385 .LBE61: - 386 .LBE60: - 86:Src/main.c **** - 387 .loc 1 86 3 is_stmt 1 view .LVU99 - 388 0038 FFF7FEFF bl SystemClock_Config - 389 .LVL17: - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 103 - - - 93:Src/main.c **** /* USER CODE BEGIN 2 */ - 390 .loc 1 93 3 view .LVU100 - 391 003c FFF7FEFF bl MX_GPIO_Init - 392 .LVL18: - 393 .L11: - 100:Src/main.c **** { - 394 .loc 1 100 3 discriminator 1 view .LVU101 - 103:Src/main.c **** LL_mDelay(500); - 395 .loc 1 103 2 discriminator 1 view .LVU102 - 396 .LBB62: - 397 .LBI62: - 871:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 872:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 873:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 874:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Toggle data value for several pin of dedicated port. - 875:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll ODR ODy LL_GPIO_TogglePin - 876:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 877:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - 878:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 879:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 880:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 881:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 882:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 883:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 884:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 885:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 886:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 887:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 888:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 889:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 890:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 891:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 892:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 893:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 894:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 895:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 896:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 897:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask) - 398 .loc 3 897 22 discriminator 1 view .LVU103 - 399 .LBB63: - 898:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 899:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t odr = READ_REG(GPIOx->ODR); - 400 .loc 3 899 3 discriminator 1 view .LVU104 - 401 .loc 3 899 12 is_stmt 0 discriminator 1 view .LVU105 - 402 0040 0949 ldr r1, .L12+8 - 403 0042 4869 ldr r0, [r1, #20] - 404 .LVL19: - 900:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask)); - 405 .loc 3 900 3 is_stmt 1 discriminator 1 view .LVU106 - 406 0044 0304 lsls r3, r0, #16 - 407 0046 8022 movs r2, #128 - 408 0048 1203 lsls r2, r2, #12 - 409 004a 1340 ands r3, r2 - 410 004c 0822 movs r2, #8 - 411 004e 8243 bics r2, r0 - 412 0050 1343 orrs r3, r2 - 413 0052 8B61 str r3, [r1, #24] - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 104 - - - 414 .LVL20: - 415 .loc 3 900 3 is_stmt 0 discriminator 1 view .LVU107 - 416 .LBE63: - 417 .LBE62: - 104:Src/main.c **** /* USER CODE BEGIN 3 */ - 418 .loc 1 104 5 is_stmt 1 discriminator 1 view .LVU108 - 419 0054 FA20 movs r0, #250 - 420 0056 4000 lsls r0, r0, #1 - 421 0058 FFF7FEFF bl LL_mDelay - 422 .LVL21: - 100:Src/main.c **** { - 423 .loc 1 100 9 discriminator 1 view .LVU109 - 424 005c F0E7 b .L11 - 425 .L13: - 426 005e C046 .align 2 - 427 .L12: - 428 0060 00100240 .word 1073876992 - 429 0064 00ED00E0 .word -536810240 - 430 0068 00040048 .word 1207960576 - 431 .cfi_endproc - 432 .LFE417: - 434 .section .text.Error_Handler,"ax",%progbits - 435 .align 1 - 436 .global Error_Handler - 437 .syntax unified - 438 .code 16 - 439 .thumb_func - 440 .fpu softvfp - 442 Error_Handler: - 443 .LFB420: - 165:Src/main.c **** - 166:Src/main.c **** /* USER CODE BEGIN 4 */ - 167:Src/main.c **** - 168:Src/main.c **** /* USER CODE END 4 */ - 169:Src/main.c **** - 170:Src/main.c **** /** - 171:Src/main.c **** * @brief This function is executed in case of error occurrence. - 172:Src/main.c **** * @retval None - 173:Src/main.c **** */ - 174:Src/main.c **** void Error_Handler(void) - 175:Src/main.c **** { - 444 .loc 1 175 1 view -0 - 445 .cfi_startproc - 446 @ Volatile: function does not return. - 447 @ args = 0, pretend = 0, frame = 0 - 448 @ frame_needed = 0, uses_anonymous_args = 0 - 449 @ link register save eliminated. - 176:Src/main.c **** /* USER CODE BEGIN Error_Handler_Debug */ - 177:Src/main.c **** /* User can add his own implementation to report the HAL error return state */ - 178:Src/main.c **** __disable_irq(); - 450 .loc 1 178 3 view .LVU111 - 451 .LBB64: - 452 .LBI64: - 453 .file 7 "Drivers/CMSIS/Include/cmsis_gcc.h" - 1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//** - 2:Drivers/CMSIS/Include/cmsis_gcc.h **** * @file cmsis_gcc.h - 3:Drivers/CMSIS/Include/cmsis_gcc.h **** * @brief CMSIS compiler GCC header file - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 105 - - - 4:Drivers/CMSIS/Include/cmsis_gcc.h **** * @version V5.0.4 - 5:Drivers/CMSIS/Include/cmsis_gcc.h **** * @date 09. April 2018 - 6:Drivers/CMSIS/Include/cmsis_gcc.h **** ******************************************************************************/ - 7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* - 8:Drivers/CMSIS/Include/cmsis_gcc.h **** * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - 9:Drivers/CMSIS/Include/cmsis_gcc.h **** * - 10:Drivers/CMSIS/Include/cmsis_gcc.h **** * SPDX-License-Identifier: Apache-2.0 - 11:Drivers/CMSIS/Include/cmsis_gcc.h **** * - 12:Drivers/CMSIS/Include/cmsis_gcc.h **** * Licensed under the Apache License, Version 2.0 (the License); you may - 13:Drivers/CMSIS/Include/cmsis_gcc.h **** * not use this file except in compliance with the License. - 14:Drivers/CMSIS/Include/cmsis_gcc.h **** * You may obtain a copy of the License at - 15:Drivers/CMSIS/Include/cmsis_gcc.h **** * - 16:Drivers/CMSIS/Include/cmsis_gcc.h **** * www.apache.org/licenses/LICENSE-2.0 - 17:Drivers/CMSIS/Include/cmsis_gcc.h **** * - 18:Drivers/CMSIS/Include/cmsis_gcc.h **** * Unless required by applicable law or agreed to in writing, software - 19:Drivers/CMSIS/Include/cmsis_gcc.h **** * distributed under the License is distributed on an AS IS BASIS, WITHOUT - 20:Drivers/CMSIS/Include/cmsis_gcc.h **** * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - 21:Drivers/CMSIS/Include/cmsis_gcc.h **** * See the License for the specific language governing permissions and - 22:Drivers/CMSIS/Include/cmsis_gcc.h **** * limitations under the License. - 23:Drivers/CMSIS/Include/cmsis_gcc.h **** */ - 24:Drivers/CMSIS/Include/cmsis_gcc.h **** - 25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H - 26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H - 27:Drivers/CMSIS/Include/cmsis_gcc.h **** - 28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */ - 29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push - 30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion" - 31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion" - 32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter" - 33:Drivers/CMSIS/Include/cmsis_gcc.h **** - 34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */ - 35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin - 36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __has_builtin(x) (0) - 37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 38:Drivers/CMSIS/Include/cmsis_gcc.h **** - 39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */ - 40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ASM - 41:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __ASM __asm - 42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INLINE - 44:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INLINE inline - 45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STATIC_INLINE - 47:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STATIC_INLINE static inline - 48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STATIC_FORCEINLINE - 50:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline - 51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_RETURN - 53:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NO_RETURN __attribute__((__noreturn__)) - 54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __USED - 56:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USED __attribute__((used)) - 57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __WEAK - 59:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WEAK __attribute__((weak)) - 60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 106 - - - 61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PACKED - 62:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PACKED __attribute__((packed, aligned(1))) - 63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PACKED_STRUCT - 65:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) - 66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PACKED_UNION - 68:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PACKED_UNION union __attribute__((packed, aligned(1))) - 69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __UNALIGNED_UINT32 /* deprecated */ - 71:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push - 72:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked" - 73:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes" - 74:Drivers/CMSIS/Include/cmsis_gcc.h **** struct __attribute__((packed)) T_UINT32 { uint32_t v; }; - 75:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop - 76:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) - 77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __UNALIGNED_UINT16_WRITE - 79:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push - 80:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked" - 81:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes" - 82:Drivers/CMSIS/Include/cmsis_gcc.h **** __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; - 83:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop - 84:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))- - 85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __UNALIGNED_UINT16_READ - 87:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push - 88:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked" - 89:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes" - 90:Drivers/CMSIS/Include/cmsis_gcc.h **** __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; - 91:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop - 92:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(add - 93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __UNALIGNED_UINT32_WRITE - 95:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push - 96:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked" - 97:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes" - 98:Drivers/CMSIS/Include/cmsis_gcc.h **** __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; - 99:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop - 100:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))- - 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __UNALIGNED_UINT32_READ - 103:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push - 104:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked" - 105:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes" - 106:Drivers/CMSIS/Include/cmsis_gcc.h **** __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; - 107:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop - 108:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(add - 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIGNED - 111:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __ALIGNED(x) __attribute__((aligned(x))) - 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __RESTRICT - 114:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __RESTRICT __restrict - 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif - 116:Drivers/CMSIS/Include/cmsis_gcc.h **** - 117:Drivers/CMSIS/Include/cmsis_gcc.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 107 - - - 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ########################### Core Function Access ########################### */ - 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup CMSIS_Core_FunctionInterface - 120:Drivers/CMSIS/Include/cmsis_gcc.h **** \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions - 121:Drivers/CMSIS/Include/cmsis_gcc.h **** @{ - 122:Drivers/CMSIS/Include/cmsis_gcc.h **** */ - 123:Drivers/CMSIS/Include/cmsis_gcc.h **** - 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /** - 125:Drivers/CMSIS/Include/cmsis_gcc.h **** \brief Enable IRQ Interrupts - 126:Drivers/CMSIS/Include/cmsis_gcc.h **** \details Enables IRQ interrupts by clearing the I-bit in the CPSR. - 127:Drivers/CMSIS/Include/cmsis_gcc.h **** Can only be executed in Privileged modes. - 128:Drivers/CMSIS/Include/cmsis_gcc.h **** */ - 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void) - 130:Drivers/CMSIS/Include/cmsis_gcc.h **** { - 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __ASM volatile ("cpsie i" : : : "memory"); - 132:Drivers/CMSIS/Include/cmsis_gcc.h **** } - 133:Drivers/CMSIS/Include/cmsis_gcc.h **** - 134:Drivers/CMSIS/Include/cmsis_gcc.h **** - 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /** - 136:Drivers/CMSIS/Include/cmsis_gcc.h **** \brief Disable IRQ Interrupts - 137:Drivers/CMSIS/Include/cmsis_gcc.h **** \details Disables IRQ interrupts by setting the I-bit in the CPSR. - 138:Drivers/CMSIS/Include/cmsis_gcc.h **** Can only be executed in Privileged modes. - 139:Drivers/CMSIS/Include/cmsis_gcc.h **** */ - 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void) - 454 .loc 7 140 27 view .LVU112 - 455 .LBB65: - 141:Drivers/CMSIS/Include/cmsis_gcc.h **** { - 142:Drivers/CMSIS/Include/cmsis_gcc.h **** __ASM volatile ("cpsid i" : : : "memory"); - 456 .loc 7 142 3 view .LVU113 - 457 .syntax divided - 458 @ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1 - 459 0000 72B6 cpsid i - 460 @ 0 "" 2 - 461 .thumb - 462 .syntax unified - 463 .L15: - 464 .LBE65: - 465 .LBE64: - 179:Src/main.c **** while (1) - 466 .loc 1 179 3 discriminator 1 view .LVU114 - 180:Src/main.c **** { - 181:Src/main.c **** } - 467 .loc 1 181 3 discriminator 1 view .LVU115 - 179:Src/main.c **** while (1) - 468 .loc 1 179 9 discriminator 1 view .LVU116 - 469 0002 FEE7 b .L15 - 470 .cfi_endproc - 471 .LFE420: - 473 .text - 474 .Letext0: - 475 .file 8 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h" - 476 .file 9 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 477 .file 10 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4- - 478 .file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h" - 479 .file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h" - 480 .file 13 "" - ARM GAS C:\Users\144311\AppData\Local\Temp\cch4IAzw.s page 108 - - -DEFINED SYMBOLS - *ABS*:00000000 main.c -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:16 .text.MX_GPIO_Init:00000000 $t -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:23 .text.MX_GPIO_Init:00000000 MX_GPIO_Init -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:105 .text.MX_GPIO_Init:00000038 $d -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:111 .text.SystemClock_Config:00000000 $t -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:118 .text.SystemClock_Config:00000000 SystemClock_Config -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:285 .text.SystemClock_Config:00000068 $d -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:293 .text.main:00000000 $t -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:300 .text.main:00000000 main -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:428 .text.main:00000060 $d -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:435 .text.Error_Handler:00000000 $t -C:\Users\144311\AppData\Local\Temp\cch4IAzw.s:442 .text.Error_Handler:00000000 Error_Handler - -UNDEFINED SYMBOLS -memset -LL_GPIO_Init -LL_Init1msTick -LL_SetSystemCoreClock -LL_mDelay diff --git a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_it.lst b/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_it.lst deleted file mode 100644 index 226f329..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_it.lst +++ /dev/null @@ -1,291 +0,0 @@ -ARM GAS C:\Users\144311\AppData\Local\Temp\ccYenoKt.s page 1 - - - 1 .cpu cortex-m0 - 2 .eabi_attribute 20, 1 - 3 .eabi_attribute 21, 1 - 4 .eabi_attribute 23, 3 - 5 .eabi_attribute 24, 1 - 6 .eabi_attribute 25, 1 - 7 .eabi_attribute 26, 1 - 8 .eabi_attribute 30, 1 - 9 .eabi_attribute 34, 0 - 10 .eabi_attribute 18, 4 - 11 .file "stm32f0xx_it.c" - 12 .text - 13 .Ltext0: - 14 .cfi_sections .debug_frame - 15 .section .text.NMI_Handler,"ax",%progbits - 16 .align 1 - 17 .global NMI_Handler - 18 .arch armv6s-m - 19 .syntax unified - 20 .code 16 - 21 .thumb_func - 22 .fpu softvfp - 24 NMI_Handler: - 25 .LFB417: - 26 .file 1 "Src/stm32f0xx_it.c" - 1:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Header */ - 2:Src/stm32f0xx_it.c **** /** - 3:Src/stm32f0xx_it.c **** ****************************************************************************** - 4:Src/stm32f0xx_it.c **** * @file stm32f0xx_it.c - 5:Src/stm32f0xx_it.c **** * @brief Interrupt Service Routines. - 6:Src/stm32f0xx_it.c **** ****************************************************************************** - 7:Src/stm32f0xx_it.c **** * @attention - 8:Src/stm32f0xx_it.c **** * - 9:Src/stm32f0xx_it.c **** *

© Copyright (c) 2021 STMicroelectronics. - 10:Src/stm32f0xx_it.c **** * All rights reserved.

- 11:Src/stm32f0xx_it.c **** * - 12:Src/stm32f0xx_it.c **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Src/stm32f0xx_it.c **** * the "License"; You may not use this file except in compliance with the - 14:Src/stm32f0xx_it.c **** * License. You may obtain a copy of the License at: - 15:Src/stm32f0xx_it.c **** * opensource.org/licenses/BSD-3-Clause - 16:Src/stm32f0xx_it.c **** * - 17:Src/stm32f0xx_it.c **** ****************************************************************************** - 18:Src/stm32f0xx_it.c **** */ - 19:Src/stm32f0xx_it.c **** /* USER CODE END Header */ - 20:Src/stm32f0xx_it.c **** - 21:Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/ - 22:Src/stm32f0xx_it.c **** #include "main.h" - 23:Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h" - 24:Src/stm32f0xx_it.c **** /* Private includes ----------------------------------------------------------*/ - 25:Src/stm32f0xx_it.c **** /* USER CODE BEGIN Includes */ - 26:Src/stm32f0xx_it.c **** /* USER CODE END Includes */ - 27:Src/stm32f0xx_it.c **** - 28:Src/stm32f0xx_it.c **** /* Private typedef -----------------------------------------------------------*/ - 29:Src/stm32f0xx_it.c **** /* USER CODE BEGIN TD */ - 30:Src/stm32f0xx_it.c **** - 31:Src/stm32f0xx_it.c **** /* USER CODE END TD */ - 32:Src/stm32f0xx_it.c **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccYenoKt.s page 2 - - - 33:Src/stm32f0xx_it.c **** /* Private define ------------------------------------------------------------*/ - 34:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PD */ - 35:Src/stm32f0xx_it.c **** - 36:Src/stm32f0xx_it.c **** /* USER CODE END PD */ - 37:Src/stm32f0xx_it.c **** - 38:Src/stm32f0xx_it.c **** /* Private macro -------------------------------------------------------------*/ - 39:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PM */ - 40:Src/stm32f0xx_it.c **** - 41:Src/stm32f0xx_it.c **** /* USER CODE END PM */ - 42:Src/stm32f0xx_it.c **** - 43:Src/stm32f0xx_it.c **** /* Private variables ---------------------------------------------------------*/ - 44:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PV */ - 45:Src/stm32f0xx_it.c **** - 46:Src/stm32f0xx_it.c **** /* USER CODE END PV */ - 47:Src/stm32f0xx_it.c **** - 48:Src/stm32f0xx_it.c **** /* Private function prototypes -----------------------------------------------*/ - 49:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PFP */ - 50:Src/stm32f0xx_it.c **** - 51:Src/stm32f0xx_it.c **** /* USER CODE END PFP */ - 52:Src/stm32f0xx_it.c **** - 53:Src/stm32f0xx_it.c **** /* Private user code ---------------------------------------------------------*/ - 54:Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */ - 55:Src/stm32f0xx_it.c **** - 56:Src/stm32f0xx_it.c **** /* USER CODE END 0 */ - 57:Src/stm32f0xx_it.c **** - 58:Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/ - 59:Src/stm32f0xx_it.c **** - 60:Src/stm32f0xx_it.c **** /* USER CODE BEGIN EV */ - 61:Src/stm32f0xx_it.c **** - 62:Src/stm32f0xx_it.c **** /* USER CODE END EV */ - 63:Src/stm32f0xx_it.c **** - 64:Src/stm32f0xx_it.c **** /******************************************************************************/ - 65:Src/stm32f0xx_it.c **** /* Cortex-M0 Processor Interruption and Exception Handlers */ - 66:Src/stm32f0xx_it.c **** /******************************************************************************/ - 67:Src/stm32f0xx_it.c **** /** - 68:Src/stm32f0xx_it.c **** * @brief This function handles Non maskable interrupt. - 69:Src/stm32f0xx_it.c **** */ - 70:Src/stm32f0xx_it.c **** void NMI_Handler(void) - 71:Src/stm32f0xx_it.c **** { - 27 .loc 1 71 1 view -0 - 28 .cfi_startproc - 29 @ Volatile: function does not return. - 30 @ args = 0, pretend = 0, frame = 0 - 31 @ frame_needed = 0, uses_anonymous_args = 0 - 32 @ link register save eliminated. - 33 .L2: - 72:Src/stm32f0xx_it.c **** /* USER CODE BEGIN NonMaskableInt_IRQn 0 */ - 73:Src/stm32f0xx_it.c **** - 74:Src/stm32f0xx_it.c **** /* USER CODE END NonMaskableInt_IRQn 0 */ - 75:Src/stm32f0xx_it.c **** /* USER CODE BEGIN NonMaskableInt_IRQn 1 */ - 76:Src/stm32f0xx_it.c **** while (1) - 34 .loc 1 76 3 discriminator 1 view .LVU1 - 77:Src/stm32f0xx_it.c **** { - 78:Src/stm32f0xx_it.c **** } - 35 .loc 1 78 3 discriminator 1 view .LVU2 - 76:Src/stm32f0xx_it.c **** { - 36 .loc 1 76 9 discriminator 1 view .LVU3 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccYenoKt.s page 3 - - - 37 0000 FEE7 b .L2 - 38 .cfi_endproc - 39 .LFE417: - 41 .section .text.HardFault_Handler,"ax",%progbits - 42 .align 1 - 43 .global HardFault_Handler - 44 .syntax unified - 45 .code 16 - 46 .thumb_func - 47 .fpu softvfp - 49 HardFault_Handler: - 50 .LFB418: - 79:Src/stm32f0xx_it.c **** /* USER CODE END NonMaskableInt_IRQn 1 */ - 80:Src/stm32f0xx_it.c **** } - 81:Src/stm32f0xx_it.c **** - 82:Src/stm32f0xx_it.c **** /** - 83:Src/stm32f0xx_it.c **** * @brief This function handles Hard fault interrupt. - 84:Src/stm32f0xx_it.c **** */ - 85:Src/stm32f0xx_it.c **** void HardFault_Handler(void) - 86:Src/stm32f0xx_it.c **** { - 51 .loc 1 86 1 view -0 - 52 .cfi_startproc - 53 @ Volatile: function does not return. - 54 @ args = 0, pretend = 0, frame = 0 - 55 @ frame_needed = 0, uses_anonymous_args = 0 - 56 @ link register save eliminated. - 57 .L4: - 87:Src/stm32f0xx_it.c **** /* USER CODE BEGIN HardFault_IRQn 0 */ - 88:Src/stm32f0xx_it.c **** - 89:Src/stm32f0xx_it.c **** /* USER CODE END HardFault_IRQn 0 */ - 90:Src/stm32f0xx_it.c **** while (1) - 58 .loc 1 90 3 discriminator 1 view .LVU5 - 91:Src/stm32f0xx_it.c **** { - 92:Src/stm32f0xx_it.c **** /* USER CODE BEGIN W1_HardFault_IRQn 0 */ - 93:Src/stm32f0xx_it.c **** /* USER CODE END W1_HardFault_IRQn 0 */ - 94:Src/stm32f0xx_it.c **** } - 59 .loc 1 94 3 discriminator 1 view .LVU6 - 90:Src/stm32f0xx_it.c **** { - 60 .loc 1 90 9 discriminator 1 view .LVU7 - 61 0000 FEE7 b .L4 - 62 .cfi_endproc - 63 .LFE418: - 65 .section .text.SVC_Handler,"ax",%progbits - 66 .align 1 - 67 .global SVC_Handler - 68 .syntax unified - 69 .code 16 - 70 .thumb_func - 71 .fpu softvfp - 73 SVC_Handler: - 74 .LFB419: - 95:Src/stm32f0xx_it.c **** } - 96:Src/stm32f0xx_it.c **** - 97:Src/stm32f0xx_it.c **** /** - 98:Src/stm32f0xx_it.c **** * @brief This function handles System service call via SWI instruction. - 99:Src/stm32f0xx_it.c **** */ - 100:Src/stm32f0xx_it.c **** void SVC_Handler(void) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccYenoKt.s page 4 - - - 101:Src/stm32f0xx_it.c **** { - 75 .loc 1 101 1 view -0 - 76 .cfi_startproc - 77 @ args = 0, pretend = 0, frame = 0 - 78 @ frame_needed = 0, uses_anonymous_args = 0 - 79 @ link register save eliminated. - 102:Src/stm32f0xx_it.c **** /* USER CODE BEGIN SVC_IRQn 0 */ - 103:Src/stm32f0xx_it.c **** - 104:Src/stm32f0xx_it.c **** /* USER CODE END SVC_IRQn 0 */ - 105:Src/stm32f0xx_it.c **** /* USER CODE BEGIN SVC_IRQn 1 */ - 106:Src/stm32f0xx_it.c **** - 107:Src/stm32f0xx_it.c **** /* USER CODE END SVC_IRQn 1 */ - 108:Src/stm32f0xx_it.c **** } - 80 .loc 1 108 1 view .LVU9 - 81 @ sp needed - 82 0000 7047 bx lr - 83 .cfi_endproc - 84 .LFE419: - 86 .section .text.PendSV_Handler,"ax",%progbits - 87 .align 1 - 88 .global PendSV_Handler - 89 .syntax unified - 90 .code 16 - 91 .thumb_func - 92 .fpu softvfp - 94 PendSV_Handler: - 95 .LFB420: - 109:Src/stm32f0xx_it.c **** - 110:Src/stm32f0xx_it.c **** /** - 111:Src/stm32f0xx_it.c **** * @brief This function handles Pendable request for system service. - 112:Src/stm32f0xx_it.c **** */ - 113:Src/stm32f0xx_it.c **** void PendSV_Handler(void) - 114:Src/stm32f0xx_it.c **** { - 96 .loc 1 114 1 view -0 - 97 .cfi_startproc - 98 @ args = 0, pretend = 0, frame = 0 - 99 @ frame_needed = 0, uses_anonymous_args = 0 - 100 @ link register save eliminated. - 115:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PendSV_IRQn 0 */ - 116:Src/stm32f0xx_it.c **** - 117:Src/stm32f0xx_it.c **** /* USER CODE END PendSV_IRQn 0 */ - 118:Src/stm32f0xx_it.c **** /* USER CODE BEGIN PendSV_IRQn 1 */ - 119:Src/stm32f0xx_it.c **** - 120:Src/stm32f0xx_it.c **** /* USER CODE END PendSV_IRQn 1 */ - 121:Src/stm32f0xx_it.c **** } - 101 .loc 1 121 1 view .LVU11 - 102 @ sp needed - 103 0000 7047 bx lr - 104 .cfi_endproc - 105 .LFE420: - 107 .section .text.SysTick_Handler,"ax",%progbits - 108 .align 1 - 109 .global SysTick_Handler - 110 .syntax unified - 111 .code 16 - 112 .thumb_func - 113 .fpu softvfp - ARM GAS C:\Users\144311\AppData\Local\Temp\ccYenoKt.s page 5 - - - 115 SysTick_Handler: - 116 .LFB421: - 122:Src/stm32f0xx_it.c **** - 123:Src/stm32f0xx_it.c **** /** - 124:Src/stm32f0xx_it.c **** * @brief This function handles System tick timer. - 125:Src/stm32f0xx_it.c **** */ - 126:Src/stm32f0xx_it.c **** void SysTick_Handler(void) - 127:Src/stm32f0xx_it.c **** { - 117 .loc 1 127 1 view -0 - 118 .cfi_startproc - 119 @ args = 0, pretend = 0, frame = 0 - 120 @ frame_needed = 0, uses_anonymous_args = 0 - 121 @ link register save eliminated. - 128:Src/stm32f0xx_it.c **** /* USER CODE BEGIN SysTick_IRQn 0 */ - 129:Src/stm32f0xx_it.c **** - 130:Src/stm32f0xx_it.c **** /* USER CODE END SysTick_IRQn 0 */ - 131:Src/stm32f0xx_it.c **** - 132:Src/stm32f0xx_it.c **** /* USER CODE BEGIN SysTick_IRQn 1 */ - 133:Src/stm32f0xx_it.c **** - 134:Src/stm32f0xx_it.c **** /* USER CODE END SysTick_IRQn 1 */ - 135:Src/stm32f0xx_it.c **** } - 122 .loc 1 135 1 view .LVU13 - 123 @ sp needed - 124 0000 7047 bx lr - 125 .cfi_endproc - 126 .LFE421: - 128 .text - 129 .Letext0: - 130 .file 2 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 131 .file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 132 .file 4 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h" - ARM GAS C:\Users\144311\AppData\Local\Temp\ccYenoKt.s page 6 - - -DEFINED SYMBOLS - *ABS*:00000000 stm32f0xx_it.c -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:16 .text.NMI_Handler:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:24 .text.NMI_Handler:00000000 NMI_Handler -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:42 .text.HardFault_Handler:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:49 .text.HardFault_Handler:00000000 HardFault_Handler -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:66 .text.SVC_Handler:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:73 .text.SVC_Handler:00000000 SVC_Handler -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:87 .text.PendSV_Handler:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:94 .text.PendSV_Handler:00000000 PendSV_Handler -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:108 .text.SysTick_Handler:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccYenoKt.s:115 .text.SysTick_Handler:00000000 SysTick_Handler - -NO UNDEFINED SYMBOLS diff --git a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_exti.lst b/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_exti.lst deleted file mode 100644 index bc92dac..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_exti.lst +++ /dev/null @@ -1,1550 +0,0 @@ -ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 1 - - - 1 .cpu cortex-m0 - 2 .eabi_attribute 20, 1 - 3 .eabi_attribute 21, 1 - 4 .eabi_attribute 23, 3 - 5 .eabi_attribute 24, 1 - 6 .eabi_attribute 25, 1 - 7 .eabi_attribute 26, 1 - 8 .eabi_attribute 30, 1 - 9 .eabi_attribute 34, 0 - 10 .eabi_attribute 18, 4 - 11 .file "stm32f0xx_ll_exti.c" - 12 .text - 13 .Ltext0: - 14 .cfi_sections .debug_frame - 15 .section .text.LL_EXTI_DeInit,"ax",%progbits - 16 .align 1 - 17 .global LL_EXTI_DeInit - 18 .arch armv6s-m - 19 .syntax unified - 20 .code 16 - 21 .thumb_func - 22 .fpu softvfp - 24 LL_EXTI_DeInit: - 25 .LFB56: - 26 .file 1 "Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c" - 1:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @file stm32f0xx_ll_exti.c - 4:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @brief EXTI LL module driver. - 6:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * - 9:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * - 12:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * - 17:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 20:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #if defined(USE_FULL_LL_DRIVER) - 21:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 22:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Includes ------------------------------------------------------------------*/ - 23:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #include "stm32f0xx_ll_exti.h" - 24:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #ifdef USE_FULL_ASSERT - 25:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #include "stm32_assert.h" - 26:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #else - 27:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #define assert_param(expr) ((void)0U) - 28:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #endif - 29:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 30:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** @addtogroup STM32F0xx_LL_Driver - 31:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @{ - 32:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 2 - - - 33:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 34:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #if defined (EXTI) - 35:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 36:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** @defgroup EXTI_LL EXTI - 37:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @{ - 38:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 39:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 40:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Private types -------------------------------------------------------------*/ - 41:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Private variables ---------------------------------------------------------*/ - 42:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Private constants ---------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Private macros ------------------------------------------------------------*/ - 44:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** @addtogroup EXTI_LL_Private_Macros - 45:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @{ - 46:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 47:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 48:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #define IS_LL_EXTI_LINE_0_31(__VALUE__) (((__VALUE__) & ~LL_EXTI_LINE_ALL_0_31) == 0x0 - 49:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 50:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #define IS_LL_EXTI_MODE(__VALUE__) (((__VALUE__) == LL_EXTI_MODE_IT) \ - 51:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** || ((__VALUE__) == LL_EXTI_MODE_EVENT) \ - 52:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** || ((__VALUE__) == LL_EXTI_MODE_IT_EVENT)) - 53:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 54:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 55:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #define IS_LL_EXTI_TRIGGER(__VALUE__) (((__VALUE__) == LL_EXTI_TRIGGER_NONE) \ - 56:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** || ((__VALUE__) == LL_EXTI_TRIGGER_RISING) \ - 57:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** || ((__VALUE__) == LL_EXTI_TRIGGER_FALLING) \ - 58:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** || ((__VALUE__) == LL_EXTI_TRIGGER_RISING_FALLIN - 59:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 60:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** - 61:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @} - 62:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 63:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 64:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Private function prototypes -----------------------------------------------*/ - 65:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 66:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Exported functions --------------------------------------------------------*/ - 67:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** @addtogroup EXTI_LL_Exported_Functions - 68:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @{ - 69:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 70:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 71:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** @addtogroup EXTI_LL_EF_Init - 72:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @{ - 73:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 74:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 75:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** - 76:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @brief De-initialize the EXTI registers to their default reset values. - 77:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @retval An ErrorStatus enumeration value: - 78:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * - SUCCESS: EXTI registers are de-initialized - 79:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * - ERROR: not applicable - 80:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 81:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** uint32_t LL_EXTI_DeInit(void) - 82:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - 27 .loc 1 82 1 view -0 - 28 .cfi_startproc - 29 @ args = 0, pretend = 0, frame = 0 - 30 @ frame_needed = 0, uses_anonymous_args = 0 - 31 @ link register save eliminated. - 83:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Interrupt mask register set to default reset values */ - 84:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #if defined(STM32F030x6) || defined(STM32F031x6) ||defined(STM32F038xx) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 3 - - - 85:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(IMR, 0x0FF40000U); - 86:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #elif defined(STM32F070x6) || defined(STM32F042x6) || defined(STM32F048xx) - 87:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(IMR, 0x7FF40000U); - 32 .loc 1 87 3 view .LVU1 - 33 0000 054B ldr r3, .L2 - 34 0002 064A ldr r2, .L2+4 - 35 0004 1A60 str r2, [r3] - 88:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #elif defined(STM32F030x8) || defined(STM32F051x8) || defined(STM32F058xx) - 89:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(IMR, 0x0F940000U); - 90:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #else - 91:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(IMR, 0x7F840000U); - 92:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** #endif - 93:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Event mask register set to default reset values */ - 94:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(EMR, 0x00000000U); - 36 .loc 1 94 3 view .LVU2 - 37 0006 0022 movs r2, #0 - 38 0008 5A60 str r2, [r3, #4] - 95:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Rising Trigger selection register set to default reset values */ - 96:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(RTSR, 0x00000000U); - 39 .loc 1 96 3 view .LVU3 - 40 000a 9A60 str r2, [r3, #8] - 97:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Falling Trigger selection register set to default reset values */ - 98:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(FTSR, 0x00000000U); - 41 .loc 1 98 3 view .LVU4 - 42 000c DA60 str r2, [r3, #12] - 99:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Software interrupt event register set to default reset values */ - 100:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(SWIER, 0x00000000U); - 43 .loc 1 100 3 view .LVU5 - 44 000e 1A61 str r2, [r3, #16] - 101:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Pending register clear */ - 102:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_WriteReg(PR, 0x007BFFFFU); - 45 .loc 1 102 3 view .LVU6 - 46 0010 034A ldr r2, .L2+8 - 47 0012 5A61 str r2, [r3, #20] - 103:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 104:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** return SUCCESS; - 48 .loc 1 104 3 view .LVU7 - 105:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 49 .loc 1 105 1 is_stmt 0 view .LVU8 - 50 0014 0020 movs r0, #0 - 51 @ sp needed - 52 0016 7047 bx lr - 53 .L3: - 54 .align 2 - 55 .L2: - 56 0018 00040140 .word 1073808384 - 57 001c 0000F47F .word 2146697216 - 58 0020 FFFF7B00 .word 8126463 - 59 .cfi_endproc - 60 .LFE56: - 62 .section .text.LL_EXTI_Init,"ax",%progbits - 63 .align 1 - 64 .global LL_EXTI_Init - 65 .syntax unified - 66 .code 16 - 67 .thumb_func - 68 .fpu softvfp - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 4 - - - 70 LL_EXTI_Init: - 71 .LVL0: - 72 .LFB57: - 106:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 107:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** - 108:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @brief Initialize the EXTI registers according to the specified parameters in EXTI_InitStruct. - 109:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @param EXTI_InitStruct pointer to a @ref LL_EXTI_InitTypeDef structure. - 110:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @retval An ErrorStatus enumeration value: - 111:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * - SUCCESS: EXTI registers are initialized - 112:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * - ERROR: not applicable - 113:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 114:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct) - 115:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - 73 .loc 1 115 1 is_stmt 1 view -0 - 74 .cfi_startproc - 75 @ args = 0, pretend = 0, frame = 0 - 76 @ frame_needed = 0, uses_anonymous_args = 0 - 77 .loc 1 115 1 is_stmt 0 view .LVU10 - 78 0000 10B5 push {r4, lr} - 79 .LCFI0: - 80 .cfi_def_cfa_offset 8 - 81 .cfi_offset 4, -8 - 82 .cfi_offset 14, -4 - 83 0002 0300 movs r3, r0 - 116:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** ErrorStatus status = SUCCESS; - 84 .loc 1 116 3 is_stmt 1 view .LVU11 - 85 .LVL1: - 117:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Check the parameters */ - 118:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31)); - 86 .loc 1 118 3 view .LVU12 - 119:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand)); - 87 .loc 1 119 3 view .LVU13 - 120:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode)); - 88 .loc 1 120 3 view .LVU14 - 121:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 122:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* ENABLE LineCommand */ - 123:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** if (EXTI_InitStruct->LineCommand != DISABLE) - 89 .loc 1 123 3 view .LVU15 - 90 .loc 1 123 22 is_stmt 0 view .LVU16 - 91 0004 0079 ldrb r0, [r0, #4] - 92 .LVL2: - 93 .loc 1 123 6 view .LVU17 - 94 0006 0028 cmp r0, #0 - 95 0008 50D0 beq .L5 - 124:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - 125:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger)); - 96 .loc 1 125 5 is_stmt 1 view .LVU18 - 126:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 127:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Configure EXTI Lines in range from 0 to 31 */ - 128:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE) - 97 .loc 1 128 5 view .LVU19 - 98 .loc 1 128 24 is_stmt 0 view .LVU20 - 99 000a 1A68 ldr r2, [r3] - 100 .loc 1 128 8 view .LVU21 - 101 000c 002A cmp r2, #0 - 102 000e 57D0 beq .L12 - 129:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 5 - - - 130:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** switch (EXTI_InitStruct->Mode) - 103 .loc 1 130 7 is_stmt 1 view .LVU22 - 104 .loc 1 130 30 is_stmt 0 view .LVU23 - 105 0010 5879 ldrb r0, [r3, #5] - 106 .loc 1 130 7 view .LVU24 - 107 0012 0128 cmp r0, #1 - 108 0014 18D0 beq .L7 - 109 0016 0228 cmp r0, #2 - 110 0018 20D0 beq .L8 - 111 001a 0028 cmp r0, #0 - 112 001c 0BD0 beq .L15 - 113 001e 0120 movs r0, #1 - 114 .L9: - 115 .LVL3: - 131:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - 132:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** case LL_EXTI_MODE_IT: - 133:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* First Disable Event on provided Lines */ - 134:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31); - 135:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Then Enable IT on provided Lines */ - 136:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31); - 137:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 138:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** case LL_EXTI_MODE_EVENT: - 139:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* First Disable IT on provided Lines */ - 140:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31); - 141:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Then Enable Event on provided Lines */ - 142:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); - 143:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 144:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** case LL_EXTI_MODE_IT_EVENT: - 145:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Directly Enable IT & Event on provided Lines */ - 146:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31); - 147:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); - 148:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 149:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** default: - 150:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** status = ERROR; - 151:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 152:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 153:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE) - 116 .loc 1 153 7 is_stmt 1 view .LVU25 - 117 .loc 1 153 26 is_stmt 0 view .LVU26 - 118 0020 9A79 ldrb r2, [r3, #6] - 119 .loc 1 153 10 view .LVU27 - 120 0022 002A cmp r2, #0 - 121 0024 4BD0 beq .L6 - 154:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - 155:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** switch (EXTI_InitStruct->Trigger) - 122 .loc 1 155 9 is_stmt 1 view .LVU28 - 123 0026 022A cmp r2, #2 - 124 0028 2CD0 beq .L10 - 125 002a 032A cmp r2, #3 - 126 002c 34D0 beq .L11 - 127 002e 012A cmp r2, #1 - 128 0030 1ED0 beq .L16 - 129 0032 0120 movs r0, #1 - 130 .LVL4: - 131 .loc 1 155 9 is_stmt 0 view .LVU29 - 132 0034 43E0 b .L6 - 133 .LVL5: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 6 - - - 134 .L15: - 134:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Then Enable IT on provided Lines */ - 135 .loc 1 134 11 is_stmt 1 view .LVU30 - 136 .LBB30: - 137 .LBI30: - 138 .file 2 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @file stm32f0xx_ll_exti.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Header file of EXTI LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #ifndef __STM32F0xx_LL_EXTI_H - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define __STM32F0xx_LL_EXTI_H - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #ifdef __cplusplus - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** extern "C" { - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/ - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #include "stm32f0xx.h" - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @addtogroup STM32F0xx_LL_Driver - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined (EXTI) - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL EXTI - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Private types -------------------------------------------------------------*/ - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/ - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/ - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER) - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 7 - - - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/ - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/ - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER) - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** typedef struct - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** uint32_t Line_0_31; /*!< Specifies the EXTI lines to be enabled or disabled for Lines i - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** This parameter can be any combination of @ref EXTI_LL_EC_LINE - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** FunctionalState LineCommand; /*!< Specifies the new state of the selected EXTI lines. - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** This parameter can be set either to ENABLE or DISABLE */ - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** uint8_t Mode; /*!< Specifies the mode for the EXTI lines. - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** This parameter can be a value of @ref EXTI_LL_EC_MODE. */ - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** uint8_t Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */ - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } LL_EXTI_InitTypeDef; - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/ - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/ - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_0 EXTI_IMR_IM0 /*!< Extended line 0 */ - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_1 EXTI_IMR_IM1 /*!< Extended line 1 */ - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_2 EXTI_IMR_IM2 /*!< Extended line 2 */ - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_3 EXTI_IMR_IM3 /*!< Extended line 3 */ - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_4 EXTI_IMR_IM4 /*!< Extended line 4 */ - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_5 EXTI_IMR_IM5 /*!< Extended line 5 */ - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_6 EXTI_IMR_IM6 /*!< Extended line 6 */ - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_7 EXTI_IMR_IM7 /*!< Extended line 7 */ - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_8 EXTI_IMR_IM8 /*!< Extended line 8 */ - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_9 EXTI_IMR_IM9 /*!< Extended line 9 */ - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_10 EXTI_IMR_IM10 /*!< Extended line 10 */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_11 EXTI_IMR_IM11 /*!< Extended line 11 */ - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_12 EXTI_IMR_IM12 /*!< Extended line 12 */ - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_13 EXTI_IMR_IM13 /*!< Extended line 13 */ - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_14 EXTI_IMR_IM14 /*!< Extended line 14 */ - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_15 EXTI_IMR_IM15 /*!< Extended line 15 */ - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM16) - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_16 EXTI_IMR_IM16 /*!< Extended line 16 */ - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_17 EXTI_IMR_IM17 /*!< Extended line 17 */ - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM18) - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_18 EXTI_IMR_IM18 /*!< Extended line 18 */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 8 - - - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_19 EXTI_IMR_IM19 /*!< Extended line 19 */ - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM20) - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_20 EXTI_IMR_IM20 /*!< Extended line 20 */ - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM21) - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_21 EXTI_IMR_IM21 /*!< Extended line 21 */ - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM22) - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_22 EXTI_IMR_IM22 /*!< Extended line 22 */ - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_23 EXTI_IMR_IM23 /*!< Extended line 23 */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM24) - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_24 EXTI_IMR_IM24 /*!< Extended line 24 */ - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM25) - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_25 EXTI_IMR_IM25 /*!< Extended line 25 */ - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM26) - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_26 EXTI_IMR_IM26 /*!< Extended line 26 */ - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM27) - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_27 EXTI_IMR_IM27 /*!< Extended line 27 */ - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM28) - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_28 EXTI_IMR_IM28 /*!< Extended line 28 */ - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM29) - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_29 EXTI_IMR_IM29 /*!< Extended line 29 */ - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM30) - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_30 EXTI_IMR_IM30 /*!< Extended line 30 */ - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(EXTI_IMR_IM31) - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_31 EXTI_IMR_IM31 /*!< Extended line 31 */ - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31 EXTI_IMR_IM /*!< All Extended line not reserved*/ - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL (0xFFFFFFFFU) /*!< All Extended line */ - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER) - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_LINE_NONE (0x00000000U) /*!< None Extended line */ - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER) - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_MODE_IT ((uint8_t)0x00U) /*!< Interrupt Mode */ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_MODE_EVENT ((uint8_t)0x01U) /*!< Event Mode */ - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT ((uint8_t)0x02U) /*!< Interrupt & Event Mode */ - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 9 - - - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE ((uint8_t)0x00U) /*!< No Trigger Mode */ - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING ((uint8_t)0x01U) /*!< Trigger Rising Mode */ - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING ((uint8_t)0x02U) /*!< Trigger Falling Mode */ - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */ - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/ - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/ - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Write a value in EXTI register - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param __REG__ Register to be written - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param __VALUE__ Value to be written in the register - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__)) - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Read a value in EXTI register - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param __REG__ Register to be read - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval Register value - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__) - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 10 - - - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/ - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31 - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note The reset value for the direct or internal lines (see RM) - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * is set to 1 in order to enable the interrupt by default. - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * Bits are set automatically at Power on. - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll IMR IMx LL_EXTI_EnableIT_0_31 - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be one of the following values: - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_17 - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_23 - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_24 - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_25 - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_26 - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_27 - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_28 - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_ALL_0_31 - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine) - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** SET_BIT(EXTI->IMR, ExtiLine); - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 11 - - - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31 - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note The reset value for the direct or internal lines (see RM) - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * is set to 1 in order to enable the interrupt by default. - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * Bits are set automatically at Power on. - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll IMR IMx LL_EXTI_DisableIT_0_31 - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be one of the following values: - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_17 - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_23 - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_24 - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_25 - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_26 - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_27 - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_28 - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_ALL_0_31 - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine) - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** CLEAR_BIT(EXTI->IMR, ExtiLine); - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note The reset value for the direct or internal lines (see RM) - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * is set to 1 in order to enable the interrupt by default. - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * Bits are set automatically at Power on. - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll IMR IMx LL_EXTI_IsEnabledIT_0_31 - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be one of the following values: - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 12 - - - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_17 - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_23 - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_24 - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_25 - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_26 - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_27 - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_28 - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_ALL_0_31 - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval State of bit (1 or 0). - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine) - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine)); - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Enable ExtiLine Event request for Lines in range 0 to 31 - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll EMR EMx LL_EXTI_EnableEvent_0_31 - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be one of the following values: - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 13 - - - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_17 - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_23 - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_24 - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_25 - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_26 - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_27 - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_28 - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_ALL_0_31 - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine) - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** SET_BIT(EXTI->EMR, ExtiLine); - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Disable ExtiLine Event request for Lines in range 0 to 31 - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll EMR EMx LL_EXTI_DisableEvent_0_31 - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be one of the following values: - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 14 - - - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_17 - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_23 - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_24 - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_25 - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_26 - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_27 - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_28 - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_ALL_0_31 - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine) - 139 .loc 2 472 22 view .LVU31 - 140 .LBB31: - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** CLEAR_BIT(EXTI->EMR, ExtiLine); - 141 .loc 2 474 3 view .LVU32 - 142 0036 2349 ldr r1, .L17 - 143 0038 4C68 ldr r4, [r1, #4] - 144 003a 9443 bics r4, r2 - 145 003c 4C60 str r4, [r1, #4] - 146 .LVL6: - 147 .loc 2 474 3 is_stmt 0 view .LVU33 - 148 .LBE31: - 149 .LBE30: - 136:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 150 .loc 1 136 11 is_stmt 1 view .LVU34 - 151 .LBB32: - 152 .LBI32: - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 153 .loc 2 274 22 view .LVU35 - 154 .LBB33: - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 155 .loc 2 276 3 view .LVU36 - 156 003e 0A68 ldr r2, [r1] - 157 0040 1C68 ldr r4, [r3] - 158 0042 2243 orrs r2, r4 - 159 0044 0A60 str r2, [r1] - 160 .LVL7: - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 161 .loc 2 277 1 is_stmt 0 view .LVU37 - 162 0046 EBE7 b .L9 - 163 .LVL8: - 164 .L7: - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 165 .loc 2 277 1 view .LVU38 - 166 .LBE33: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 15 - - - 167 .LBE32: - 140:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Then Enable Event on provided Lines */ - 168 .loc 1 140 11 is_stmt 1 view .LVU39 - 169 .LBB34: - 170 .LBI34: - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 171 .loc 2 322 22 view .LVU40 - 172 .LBB35: - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 173 .loc 2 324 3 view .LVU41 - 174 0048 1E49 ldr r1, .L17 - 175 004a 0868 ldr r0, [r1] - 176 004c 9043 bics r0, r2 - 177 004e 0860 str r0, [r1] - 178 .LVL9: - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 179 .loc 2 324 3 is_stmt 0 view .LVU42 - 180 .LBE35: - 181 .LBE34: - 142:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 182 .loc 1 142 11 is_stmt 1 view .LVU43 - 183 .LBB36: - 184 .LBI36: - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 185 .loc 2 425 22 view .LVU44 - 186 .LBB37: - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 187 .loc 2 427 3 view .LVU45 - 188 0050 4A68 ldr r2, [r1, #4] - 189 0052 1868 ldr r0, [r3] - 190 0054 0243 orrs r2, r0 - 191 0056 4A60 str r2, [r1, #4] - 192 .LVL10: - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 193 .loc 2 427 3 is_stmt 0 view .LVU46 - 194 .LBE37: - 195 .LBE36: - 116:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Check the parameters */ - 196 .loc 1 116 15 view .LVU47 - 197 0058 0020 movs r0, #0 - 198 .LVL11: - 199 .LBB39: - 200 .LBB38: - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 201 .loc 2 429 1 view .LVU48 - 202 005a E1E7 b .L9 - 203 .L8: - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 204 .loc 2 429 1 view .LVU49 - 205 .LBE38: - 206 .LBE39: - 146:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); - 207 .loc 1 146 11 is_stmt 1 view .LVU50 - 208 .LVL12: - 209 .LBB40: - 210 .LBI40: - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 16 - - - 211 .loc 2 274 22 view .LVU51 - 212 .LBB41: - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 213 .loc 2 276 3 view .LVU52 - 214 005c 1949 ldr r1, .L17 - 215 005e 0868 ldr r0, [r1] - 216 0060 0243 orrs r2, r0 - 217 .LVL13: - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 218 .loc 2 276 3 is_stmt 0 view .LVU53 - 219 0062 0A60 str r2, [r1] - 220 .LVL14: - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 221 .loc 2 276 3 view .LVU54 - 222 .LBE41: - 223 .LBE40: - 147:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 224 .loc 1 147 11 is_stmt 1 view .LVU55 - 225 .LBB42: - 226 .LBI42: - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 227 .loc 2 425 22 view .LVU56 - 228 .LBB43: - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 229 .loc 2 427 3 view .LVU57 - 230 0064 4A68 ldr r2, [r1, #4] - 231 0066 1868 ldr r0, [r3] - 232 0068 0243 orrs r2, r0 - 233 006a 4A60 str r2, [r1, #4] - 234 .LVL15: - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 235 .loc 2 427 3 is_stmt 0 view .LVU58 - 236 .LBE43: - 237 .LBE42: - 116:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Check the parameters */ - 238 .loc 1 116 15 view .LVU59 - 239 006c 0020 movs r0, #0 - 240 .LVL16: - 241 .LBB45: - 242 .LBB44: - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 243 .loc 2 429 1 view .LVU60 - 244 006e D7E7 b .L9 - 245 .LVL17: - 246 .L16: - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 247 .loc 2 429 1 view .LVU61 - 248 .LBE44: - 249 .LBE45: - 156:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - 157:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** case LL_EXTI_TRIGGER_RISING: - 158:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* First Disable Falling Trigger on provided Lines */ - 159:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); - 250 .loc 1 159 13 is_stmt 1 view .LVU62 - 251 .LBB46: - 252 .LBI46: - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 17 - - - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll EMR EMx LL_EXTI_IsEnabledEvent_0_31 - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be one of the following values: - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_17 - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_23 - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_24 - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_25 - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_26 - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_27 - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_28 - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_ALL_0_31 - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval State of bit (1 or 0). - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine) - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine)); - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 18 - - - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note The configurable wakeup lines are edge-triggered. No glitch must be - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * generated on these lines. If a rising edge on a configurable interrupt - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * line occurs during a write operation in the EXTI_RTSR register, the - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * pending bit is not set. - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * Rising and falling edge triggers can be set for - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * the same interrupt line. In this case, both generate a trigger - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * condition. - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll RTSR RTx LL_EXTI_EnableRisingTrig_0_31 - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be a combination of the following values: - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine) - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** SET_BIT(EXTI->RTSR, ExtiLine); - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note The configurable wakeup lines are edge-triggered. No glitch must be - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * generated on these lines. If a rising edge on a configurable interrupt - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * line occurs during a write operation in the EXTI_RTSR register, the - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * pending bit is not set. - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * Rising and falling edge triggers can be set for - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * the same interrupt line. In this case, both generate a trigger - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * condition. - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll RTSR RTx LL_EXTI_DisableRisingTrig_0_31 - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be a combination of the following values: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 19 - - - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine) - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** CLEAR_BIT(EXTI->RTSR, ExtiLine); - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Check if rising edge trigger is enabled for Lines in range 0 to 31 - 627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll RTSR RTx LL_EXTI_IsEnabledRisingTrig_0_31 - 628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be a combination of the following values: - 629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 20 - - - 647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval State of bit (1 or 0). - 656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine) - 658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine)); - 660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @} - 665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management - 668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @{ - 669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 - 673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note The configurable wakeup lines are edge-triggered. No glitch must be - 674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * generated on these lines. If a falling edge on a configurable interrupt - 675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * line occurs during a write operation in the EXTI_FTSR register, the - 676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * pending bit is not set. - 677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * Rising and falling edge triggers can be set for - 678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * the same interrupt line. In this case, both generate a trigger - 679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * condition. - 680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll FTSR FTx LL_EXTI_EnableFallingTrig_0_31 - 681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be a combination of the following values: - 682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 21 - - - 704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine) - 711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** SET_BIT(EXTI->FTSR, ExtiLine); - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** /** - 717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 - 718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note The configurable wakeup lines are edge-triggered. No glitch must be - 719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * generated on these lines. If a Falling edge on a configurable interrupt - 720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * line occurs during a write operation in the EXTI_FTSR register, the - 721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * pending bit is not set. - 722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * Rising and falling edge triggers can be set for the same interrupt line. - 723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * In this case, both generate a trigger condition. - 724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @rmtoll FTSR FTx LL_EXTI_DisableFallingTrig_0_31 - 725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @param ExtiLine This parameter can be a combination of the following values: - 726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_0 - 727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_1 - 728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_2 - 729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_3 - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_4 - 731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_5 - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_6 - 733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_7 - 734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_8 - 735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_9 - 736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_10 - 737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_11 - 738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_12 - 739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_13 - 740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_14 - 741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_15 - 742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_16 - 743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_18 - 744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_19 - 745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_20 - 746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_21 - 747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_22 - 748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_29 - 749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_30 - 750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @arg @ref LL_EXTI_LINE_31 - 751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @note Please check each device line mapping for EXTI Line availability - 752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** * @retval None - 753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** */ - 754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine) - 253 .loc 2 754 22 view .LVU63 - 254 .LBB47: - 755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** CLEAR_BIT(EXTI->FTSR, ExtiLine); - 255 .loc 2 756 3 view .LVU64 - 256 0070 144A ldr r2, .L17 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 22 - - - 257 0072 D168 ldr r1, [r2, #12] - 258 0074 1C68 ldr r4, [r3] - 259 0076 A143 bics r1, r4 - 260 0078 D160 str r1, [r2, #12] - 261 .LVL18: - 262 .loc 2 756 3 is_stmt 0 view .LVU65 - 263 .LBE47: - 264 .LBE46: - 160:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Then Enable Rising Trigger on provided Lines */ - 161:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); - 265 .loc 1 161 13 is_stmt 1 view .LVU66 - 266 007a 1B68 ldr r3, [r3] - 267 .LVL19: - 268 .LBB48: - 269 .LBI48: - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 270 .loc 2 572 22 view .LVU67 - 271 .LBB49: - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 272 .loc 2 574 3 view .LVU68 - 273 007c 9168 ldr r1, [r2, #8] - 274 007e 0B43 orrs r3, r1 - 275 .LVL20: - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 276 .loc 2 574 3 is_stmt 0 view .LVU69 - 277 0080 9360 str r3, [r2, #8] - 278 .LVL21: - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 279 .loc 2 576 1 view .LVU70 - 280 0082 1CE0 b .L6 - 281 .LVL22: - 282 .L10: - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 283 .loc 2 576 1 view .LVU71 - 284 .LBE49: - 285 .LBE48: - 162:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 163:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** case LL_EXTI_TRIGGER_FALLING: - 164:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* First Disable Rising Trigger on provided Lines */ - 165:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); - 286 .loc 1 165 13 is_stmt 1 view .LVU72 - 287 .LBB50: - 288 .LBI50: - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 289 .loc 2 618 22 view .LVU73 - 290 .LBB51: - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 291 .loc 2 620 3 view .LVU74 - 292 0084 0F4A ldr r2, .L17 - 293 0086 9168 ldr r1, [r2, #8] - 294 0088 1C68 ldr r4, [r3] - 295 008a A143 bics r1, r4 - 296 008c 9160 str r1, [r2, #8] - 297 .LVL23: - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 298 .loc 2 620 3 is_stmt 0 view .LVU75 - 299 .LBE51: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 23 - - - 300 .LBE50: - 166:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Then Enable Falling Trigger on provided Lines */ - 167:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); - 301 .loc 1 167 13 is_stmt 1 view .LVU76 - 302 008e 1B68 ldr r3, [r3] - 303 .LVL24: - 304 .LBB52: - 305 .LBI52: - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 306 .loc 2 710 22 view .LVU77 - 307 .LBB53: - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 308 .loc 2 712 3 view .LVU78 - 309 0090 D168 ldr r1, [r2, #12] - 310 0092 0B43 orrs r3, r1 - 311 .LVL25: - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 312 .loc 2 712 3 is_stmt 0 view .LVU79 - 313 0094 D360 str r3, [r2, #12] - 314 .LVL26: - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 315 .loc 2 713 1 view .LVU80 - 316 0096 12E0 b .L6 - 317 .LVL27: - 318 .L11: - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 319 .loc 2 713 1 view .LVU81 - 320 .LBE53: - 321 .LBE52: - 168:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 169:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** case LL_EXTI_TRIGGER_RISING_FALLING: - 170:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); - 322 .loc 1 170 13 is_stmt 1 view .LVU82 - 323 .LBB54: - 324 .LBI54: - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 325 .loc 2 572 22 view .LVU83 - 326 .LBB55: - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 327 .loc 2 574 3 view .LVU84 - 328 0098 0A4A ldr r2, .L17 - 329 009a 9168 ldr r1, [r2, #8] - 330 009c 1C68 ldr r4, [r3] - 331 009e 2143 orrs r1, r4 - 332 00a0 9160 str r1, [r2, #8] - 333 .LVL28: - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 334 .loc 2 574 3 is_stmt 0 view .LVU85 - 335 .LBE55: - 336 .LBE54: - 171:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); - 337 .loc 1 171 13 is_stmt 1 view .LVU86 - 338 00a2 1B68 ldr r3, [r3] - 339 .LVL29: - 340 .LBB56: - 341 .LBI56: - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 24 - - - 342 .loc 2 710 22 view .LVU87 - 343 .LBB57: - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 344 .loc 2 712 3 view .LVU88 - 345 00a4 D168 ldr r1, [r2, #12] - 346 00a6 0B43 orrs r3, r1 - 347 .LVL30: - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 348 .loc 2 712 3 is_stmt 0 view .LVU89 - 349 00a8 D360 str r3, [r2, #12] - 350 .LVL31: - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 351 .loc 2 713 1 view .LVU90 - 352 00aa 08E0 b .L6 - 353 .LVL32: - 354 .L5: - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** - 355 .loc 2 713 1 view .LVU91 - 356 .LBE57: - 357 .LBE56: - 172:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 173:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** default: - 174:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** status = ERROR; - 175:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** break; - 176:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 177:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 178:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 179:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 180:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* DISABLE LineCommand */ - 181:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** else - 182:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - 183:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* De-configure EXTI Lines in range from 0 to 31 */ - 184:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31); - 358 .loc 1 184 5 is_stmt 1 view .LVU92 - 359 .LBB58: - 360 .LBI58: - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 361 .loc 2 322 22 view .LVU93 - 362 .LBB59: - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 363 .loc 2 324 3 view .LVU94 - 364 00ac 054A ldr r2, .L17 - 365 00ae 1168 ldr r1, [r2] - 366 00b0 1C68 ldr r4, [r3] - 367 00b2 A143 bics r1, r4 - 368 00b4 1160 str r1, [r2] - 369 .LVL33: - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 370 .loc 2 324 3 is_stmt 0 view .LVU95 - 371 .LBE59: - 372 .LBE58: - 185:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31); - 373 .loc 1 185 5 is_stmt 1 view .LVU96 - 374 00b6 1968 ldr r1, [r3] - 375 .LVL34: - 376 .LBB60: - 377 .LBI60: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 25 - - - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** { - 378 .loc 2 472 22 view .LVU97 - 379 .LBB61: - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 380 .loc 2 474 3 view .LVU98 - 381 00b8 5368 ldr r3, [r2, #4] - 382 .LVL35: - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 383 .loc 2 474 3 is_stmt 0 view .LVU99 - 384 00ba 8B43 bics r3, r1 - 385 00bc 5360 str r3, [r2, #4] - 386 .LVL36: - 387 .L6: - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h **** } - 388 .loc 2 474 3 view .LVU100 - 389 .LBE61: - 390 .LBE60: - 186:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 187:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** return status; - 391 .loc 1 187 3 is_stmt 1 view .LVU101 - 188:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 392 .loc 1 188 1 is_stmt 0 view .LVU102 - 393 @ sp needed - 394 00be 10BD pop {r4, pc} - 395 .LVL37: - 396 .L12: - 116:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /* Check the parameters */ - 397 .loc 1 116 15 view .LVU103 - 398 00c0 0020 movs r0, #0 - 399 00c2 FCE7 b .L6 - 400 .L18: - 401 .align 2 - 402 .L17: - 403 00c4 00040140 .word 1073808384 - 404 .cfi_endproc - 405 .LFE57: - 407 .section .text.LL_EXTI_StructInit,"ax",%progbits - 408 .align 1 - 409 .global LL_EXTI_StructInit - 410 .syntax unified - 411 .code 16 - 412 .thumb_func - 413 .fpu softvfp - 415 LL_EXTI_StructInit: - 416 .LVL38: - 417 .LFB58: - 189:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** - 190:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** /** - 191:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @brief Set each @ref LL_EXTI_InitTypeDef field to default value. - 192:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @param EXTI_InitStruct Pointer to a @ref LL_EXTI_InitTypeDef structure. - 193:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** * @retval None - 194:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** */ - 195:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct) - 196:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** { - 418 .loc 1 196 1 is_stmt 1 view -0 - 419 .cfi_startproc - 420 @ args = 0, pretend = 0, frame = 0 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 26 - - - 421 @ frame_needed = 0, uses_anonymous_args = 0 - 422 @ link register save eliminated. - 197:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** EXTI_InitStruct->Line_0_31 = LL_EXTI_LINE_NONE; - 423 .loc 1 197 3 view .LVU105 - 424 .loc 1 197 35 is_stmt 0 view .LVU106 - 425 0000 0023 movs r3, #0 - 426 0002 0360 str r3, [r0] - 198:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** EXTI_InitStruct->LineCommand = DISABLE; - 427 .loc 1 198 3 is_stmt 1 view .LVU107 - 428 .loc 1 198 35 is_stmt 0 view .LVU108 - 429 0004 0371 strb r3, [r0, #4] - 199:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** EXTI_InitStruct->Mode = LL_EXTI_MODE_IT; - 430 .loc 1 199 3 is_stmt 1 view .LVU109 - 431 .loc 1 199 35 is_stmt 0 view .LVU110 - 432 0006 4371 strb r3, [r0, #5] - 200:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** EXTI_InitStruct->Trigger = LL_EXTI_TRIGGER_FALLING; - 433 .loc 1 200 3 is_stmt 1 view .LVU111 - 434 .loc 1 200 35 is_stmt 0 view .LVU112 - 435 0008 0233 adds r3, r3, #2 - 436 000a 8371 strb r3, [r0, #6] - 201:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c **** } - 437 .loc 1 201 1 view .LVU113 - 438 @ sp needed - 439 000c 7047 bx lr - 440 .cfi_endproc - 441 .LFE58: - 443 .text - 444 .Letext0: - 445 .file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 446 .file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 447 .file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h" - 448 .file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h" - ARM GAS C:\Users\144311\AppData\Local\Temp\ccOV93uN.s page 27 - - -DEFINED SYMBOLS - *ABS*:00000000 stm32f0xx_ll_exti.c -C:\Users\144311\AppData\Local\Temp\ccOV93uN.s:16 .text.LL_EXTI_DeInit:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccOV93uN.s:24 .text.LL_EXTI_DeInit:00000000 LL_EXTI_DeInit -C:\Users\144311\AppData\Local\Temp\ccOV93uN.s:56 .text.LL_EXTI_DeInit:00000018 $d -C:\Users\144311\AppData\Local\Temp\ccOV93uN.s:63 .text.LL_EXTI_Init:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccOV93uN.s:70 .text.LL_EXTI_Init:00000000 LL_EXTI_Init -C:\Users\144311\AppData\Local\Temp\ccOV93uN.s:403 .text.LL_EXTI_Init:000000c4 $d -C:\Users\144311\AppData\Local\Temp\ccOV93uN.s:408 .text.LL_EXTI_StructInit:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccOV93uN.s:415 .text.LL_EXTI_StructInit:00000000 LL_EXTI_StructInit - -NO UNDEFINED SYMBOLS diff --git a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_gpio.lst b/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_gpio.lst deleted file mode 100644 index 14ce59c..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_gpio.lst +++ /dev/null @@ -1,1904 +0,0 @@ -ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 1 - - - 1 .cpu cortex-m0 - 2 .eabi_attribute 20, 1 - 3 .eabi_attribute 21, 1 - 4 .eabi_attribute 23, 3 - 5 .eabi_attribute 24, 1 - 6 .eabi_attribute 25, 1 - 7 .eabi_attribute 26, 1 - 8 .eabi_attribute 30, 1 - 9 .eabi_attribute 34, 0 - 10 .eabi_attribute 18, 4 - 11 .file "stm32f0xx_ll_gpio.c" - 12 .text - 13 .Ltext0: - 14 .cfi_sections .debug_frame - 15 .section .text.LL_GPIO_DeInit,"ax",%progbits - 16 .align 1 - 17 .global LL_GPIO_DeInit - 18 .arch armv6s-m - 19 .syntax unified - 20 .code 16 - 21 .thumb_func - 22 .fpu softvfp - 24 LL_GPIO_DeInit: - 25 .LVL0: - 26 .LFB78: - 27 .file 1 "Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c" - 1:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @file stm32f0xx_ll_gpio.c - 4:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @brief GPIO LL module driver. - 6:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * - 9:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * - 12:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * - 17:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 20:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #if defined(USE_FULL_LL_DRIVER) - 21:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 22:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Includes ------------------------------------------------------------------*/ - 23:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #include "stm32f0xx_ll_gpio.h" - 24:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #include "stm32f0xx_ll_bus.h" - 25:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #ifdef USE_FULL_ASSERT - 26:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #include "stm32_assert.h" - 27:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #else - 28:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #define assert_param(expr) ((void)0U) - 29:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #endif - 30:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 31:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** @addtogroup STM32F0xx_LL_Driver - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 2 - - - 32:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @{ - 33:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 34:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 35:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || - 36:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 37:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** @addtogroup GPIO_LL - 38:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @{ - 39:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 40:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** MISRA C:2012 deviation rule has been granted for following rules: - 41:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of - 42:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * range of the shift operator in following API : - 43:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_Init - 44:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_DeInit - 45:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_SetPinMode - 46:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_GetPinMode - 47:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_SetPinSpeed - 48:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_GetPinSpeed - 49:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_SetPinPull - 50:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_GetPinPull - 51:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_GetAFPin_0_7 - 52:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_SetAFPin_0_7 - 53:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_SetAFPin_8_15 - 54:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * LL_GPIO_GetAFPin_8_15 - 55:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 56:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 57:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Private types -------------------------------------------------------------*/ - 58:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Private variables ---------------------------------------------------------*/ - 59:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Private constants ---------------------------------------------------------*/ - 60:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Private macros ------------------------------------------------------------*/ - 61:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** @addtogroup GPIO_LL_Private_Macros - 62:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @{ - 63:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 64:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #define IS_LL_GPIO_PIN(__VALUE__) (((0x00u) < (__VALUE__)) && ((__VALUE__) <= (LL_GPIO_PIN - 65:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 66:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #define IS_LL_GPIO_MODE(__VALUE__) (((__VALUE__) == LL_GPIO_MODE_INPUT) ||\ - 67:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_MODE_OUTPUT) ||\ - 68:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_MODE_ALTERNATE) ||\ - 69:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_MODE_ANALOG)) - 70:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 71:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #define IS_LL_GPIO_OUTPUT_TYPE(__VALUE__) (((__VALUE__) == LL_GPIO_OUTPUT_PUSHPULL) ||\ - 72:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_OUTPUT_OPENDRAIN)) - 73:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 74:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #define IS_LL_GPIO_SPEED(__VALUE__) (((__VALUE__) == LL_GPIO_SPEED_FREQ_LOW) ||\ - 75:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_SPEED_FREQ_MEDIUM) ||\ - 76:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_SPEED_FREQ_HIGH)) - 77:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 78:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #define IS_LL_GPIO_PULL(__VALUE__) (((__VALUE__) == LL_GPIO_PULL_NO) ||\ - 79:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_PULL_UP) ||\ - 80:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_PULL_DOWN)) - 81:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 82:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #define IS_LL_GPIO_ALTERNATE(__VALUE__) (((__VALUE__) == LL_GPIO_AF_0 ) ||\ - 83:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_AF_1 ) ||\ - 84:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_AF_2 ) ||\ - 85:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_AF_3 ) ||\ - 86:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_AF_4 ) ||\ - 87:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_AF_5 ) ||\ - 88:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_AF_6 ) ||\ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 3 - - - 89:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ((__VALUE__) == LL_GPIO_AF_7 )) - 90:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** - 91:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @} - 92:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 93:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 94:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Private function prototypes -----------------------------------------------*/ - 95:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 96:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Exported functions --------------------------------------------------------*/ - 97:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** @addtogroup GPIO_LL_Exported_Functions - 98:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @{ - 99:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 100:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 101:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** @addtogroup GPIO_LL_EF_Init - 102:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @{ - 103:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 104:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 105:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** - 106:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @brief De-initialize GPIO registers (Registers restored to their default values). - 107:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @param GPIOx GPIO Port - 108:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @retval An ErrorStatus enumeration value: - 109:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * - SUCCESS: GPIO registers are de-initialized - 110:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * - ERROR: Wrong GPIO Port - 111:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 112:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx) - 113:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 28 .loc 1 113 1 view -0 - 29 .cfi_startproc - 30 @ args = 0, pretend = 0, frame = 0 - 31 @ frame_needed = 0, uses_anonymous_args = 0 - 32 @ link register save eliminated. - 114:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ErrorStatus status = SUCCESS; - 33 .loc 1 114 3 view .LVU1 - 115:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 116:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Check the parameters */ - 117:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); - 34 .loc 1 117 3 view .LVU2 - 118:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 119:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Force and Release reset on clock of GPIOx Port */ - 120:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** if (GPIOx == GPIOA) - 35 .loc 1 120 3 view .LVU3 - 36 .loc 1 120 6 is_stmt 0 view .LVU4 - 37 0000 9023 movs r3, #144 - 38 0002 DB05 lsls r3, r3, #23 - 39 0004 9842 cmp r0, r3 - 40 0006 0AD0 beq .L7 - 121:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 122:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOA); - 123:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOA); - 124:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 125:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** else if (GPIOx == GPIOB) - 41 .loc 1 125 8 is_stmt 1 view .LVU5 - 42 .loc 1 125 11 is_stmt 0 view .LVU6 - 43 0008 1D4B ldr r3, .L11 - 44 000a 9842 cmp r0, r3 - 45 000c 13D0 beq .L8 - 126:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 127:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOB); - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 4 - - - 128:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOB); - 129:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 130:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** else if (GPIOx == GPIOC) - 46 .loc 1 130 8 is_stmt 1 view .LVU7 - 47 .loc 1 130 11 is_stmt 0 view .LVU8 - 48 000e 1D4B ldr r3, .L11+4 - 49 0010 9842 cmp r0, r3 - 50 0012 1CD0 beq .L9 - 131:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 132:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOC); - 133:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOC); - 134:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 135:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #if defined(GPIOD) - 136:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** else if (GPIOx == GPIOD) - 137:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 138:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOD); - 139:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOD); - 140:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 141:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #endif /* GPIOD */ - 142:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #if defined(GPIOE) - 143:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** else if (GPIOx == GPIOE) - 144:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 145:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOE); - 146:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOE); - 147:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 148:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #endif /* GPIOE */ - 149:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #if defined(GPIOF) - 150:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** else if (GPIOx == GPIOF) - 51 .loc 1 150 8 is_stmt 1 view .LVU9 - 52 .loc 1 150 11 is_stmt 0 view .LVU10 - 53 0014 1C4B ldr r3, .L11+8 - 54 0016 9842 cmp r0, r3 - 55 0018 25D0 beq .L10 - 151:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 152:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOF); - 153:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOF); - 154:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 155:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** #endif /* GPIOF */ - 156:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** else - 157:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 158:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** status = ERROR; - 56 .loc 1 158 12 view .LVU11 - 57 001a 0120 movs r0, #1 - 58 .LVL1: - 59 .loc 1 158 12 view .LVU12 - 60 001c 0AE0 b .L3 - 61 .LVL2: - 62 .L7: - 122:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOA); - 63 .loc 1 122 5 is_stmt 1 view .LVU13 - 64 .LBB30: - 65 .LBI30: - 66 .file 2 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @file stm32f0xx_ll_bus.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @author MCD Application Team - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 5 - - - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Header file of BUS LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** @verbatim - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ##### RCC Limitations ##### - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ============================================================================== - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** [..] - 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** A delay between an RCC peripheral clock enable and the effective peripheral - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** enabling should be taken into account in order to manage the peripheral read/write - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** from/to registers. - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (+) This delay depends on the peripheral mapping. - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (++) AHB & APB peripherals, 1 dummy read is necessary - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** [..] - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** Workarounds: - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (#) For AHB & APB peripherals, a dummy read to the peripheral register has been - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** inserted in each LL_{BUS}_GRP{x}_EnableClock() function. - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** @endverbatim - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @attention - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** *

© Copyright (c) 2016 STMicroelectronics. - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * All rights reserved.

- 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * This software component is licensed by ST under BSD 3-Clause license, - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * the "License"; You may not use this file except in compliance with the - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * License. You may obtain a copy of the License at: - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * opensource.org/licenses/BSD-3-Clause - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #ifndef __STM32F0xx_LL_BUS_H - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define __STM32F0xx_LL_BUS_H - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #ifdef __cplusplus - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** extern "C" { - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #include "stm32f0xx.h" - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @addtogroup STM32F0xx_LL_Driver - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(RCC) - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL BUS - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 6 - - - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/ - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/ - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/ - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH AHB1 GRP1 PERIPH - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1 RCC_AHBENR_DMA1EN - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(DMA2) - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2 RCC_AHBENR_DMA2EN - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*DMA2*/ - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM RCC_AHBENR_SRAMEN - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH RCC_AHBENR_FLITFEN - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA RCC_AHBENR_GPIOAEN - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB RCC_AHBENR_GPIOBEN - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC RCC_AHBENR_GPIOCEN - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(GPIOD) - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD RCC_AHBENR_GPIODEN - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*GPIOD*/ - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(GPIOE) - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE RCC_AHBENR_GPIOEEN - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*GPIOE*/ - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF RCC_AHBENR_GPIOFEN - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TSC) - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHBENR_TSCEN - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TSC*/ - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH APB1 GRP1 PERIPH - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM2) - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2 RCC_APB1ENR_TIM2EN - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM2*/ - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR_TIM3EN - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM6) - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM6*/ - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM7) - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7 RCC_APB1ENR_TIM7EN - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM7*/ - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14 RCC_APB1ENR_TIM14EN - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG RCC_APB1ENR_WWDGEN - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(SPI2) - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2 RCC_APB1ENR_SPI2EN - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*SPI2*/ - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART2) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 7 - - - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2 RCC_APB1ENR_USART2EN - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART2 */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART3) - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3 RCC_APB1ENR_USART3EN - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART3 */ - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART4) - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4 RCC_APB1ENR_USART4EN - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART4 */ - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART5) - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART5 RCC_APB1ENR_USART5EN - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART5 */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1 RCC_APB1ENR_I2C1EN - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(I2C2) - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2 RCC_APB1ENR_I2C2EN - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*I2C2*/ - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USB) - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB RCC_APB1ENR_USBEN - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USB */ - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CAN) - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN RCC_APB1ENR_CANEN - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CAN*/ - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CRS) - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS RCC_APB1ENR_CRSEN - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CRS*/ - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR RCC_APB1ENR_PWREN - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(DAC) - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1 RCC_APB1ENR_DACEN - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*DAC*/ - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CEC) - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC RCC_APB1ENR_CECEN - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CEC*/ - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH APB1 GRP2 PERIPH - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SYSCFG RCC_APB2ENR_SYSCFGEN - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ADC1 RCC_APB2ENR_ADC1EN - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART8) - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART8 RCC_APB2ENR_USART8EN - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART8*/ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART7) - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART7 RCC_APB2ENR_USART7EN - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART7*/ - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART6) - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART6 RCC_APB2ENR_USART6EN - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART6*/ - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM1 RCC_APB2ENR_TIM1EN - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SPI1 RCC_APB2ENR_SPI1EN - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART1 RCC_APB2ENR_USART1EN - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM15) - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM15 RCC_APB2ENR_TIM15EN - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM15*/ - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM16 RCC_APB2ENR_TIM16EN - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 8 - - - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM17 RCC_APB2ENR_TIM17EN - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_DBGMCU RCC_APB2ENR_DBGMCUEN - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/ - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/ - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1 - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Enable AHB1 peripherals clock. - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_EnableClock\n - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_EnableClock\n - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_EnableClock\n - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_EnableClock\n - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_EnableClock\n - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_EnableClock\n - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_EnableClock\n - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_EnableClock\n - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_EnableClock\n - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_EnableClock\n - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_EnableClock\n - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_EnableClock - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __IO uint32_t tmpreg; - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->AHBENR, Periphs); - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Delay after an RCC peripheral clock enabling */ - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** tmpreg = READ_BIT(RCC->AHBENR, Periphs); - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 9 - - - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Check if AHB1 peripheral clock is enabled or not - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_IsEnabledClock\n - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_IsEnabledClock\n - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_IsEnabledClock\n - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_IsEnabledClock\n - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_IsEnabledClock\n - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_IsEnabledClock\n - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_IsEnabledClock\n - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_IsEnabledClock\n - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_IsEnabledClock\n - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_IsEnabledClock\n - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_IsEnabledClock\n - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_IsEnabledClock - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval State of Periphs (1 or 0). - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** return (READ_BIT(RCC->AHBENR, Periphs) == Periphs); - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Disable AHB1 peripherals clock. - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_DisableClock\n - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_DisableClock\n - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_DisableClock\n - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_DisableClock\n - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_DisableClock\n - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_DisableClock\n - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_DisableClock\n - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_DisableClock\n - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_DisableClock\n - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_DisableClock\n - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_DisableClock\n - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_DisableClock - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 10 - - - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs) - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->AHBENR, Periphs); - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Force AHB1 peripherals reset. - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBRSTR GPIOARST LL_AHB1_GRP1_ForceReset\n - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOBRST LL_AHB1_GRP1_ForceReset\n - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOCRST LL_AHB1_GRP1_ForceReset\n - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIODRST LL_AHB1_GRP1_ForceReset\n - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOERST LL_AHB1_GRP1_ForceReset\n - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOFRST LL_AHB1_GRP1_ForceReset\n - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR TSCRST LL_AHB1_GRP1_ForceReset - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_ALL - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs) - 67 .loc 2 330 22 view .LVU14 - 68 .LBB31: - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->AHBRSTR, Periphs); - 69 .loc 2 332 3 view .LVU15 - 70 001e 1B4B ldr r3, .L11+12 - 71 0020 996A ldr r1, [r3, #40] - 72 0022 8022 movs r2, #128 - 73 0024 9202 lsls r2, r2, #10 - 74 0026 0A43 orrs r2, r1 - 75 0028 9A62 str r2, [r3, #40] - 76 .LVL3: - 77 .loc 2 332 3 is_stmt 0 view .LVU16 - 78 .LBE31: - 79 .LBE30: - 123:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 11 - - - 80 .loc 1 123 5 is_stmt 1 view .LVU17 - 81 .LBB32: - 82 .LBI32: - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Release AHB1 peripherals reset. - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBRSTR GPIOARST LL_AHB1_GRP1_ReleaseReset\n - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOBRST LL_AHB1_GRP1_ReleaseReset\n - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOCRST LL_AHB1_GRP1_ReleaseReset\n - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIODRST LL_AHB1_GRP1_ReleaseReset\n - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOERST LL_AHB1_GRP1_ReleaseReset\n - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOFRST LL_AHB1_GRP1_ReleaseReset\n - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR TSCRST LL_AHB1_GRP1_ReleaseReset - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_ALL - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs) - 83 .loc 2 357 22 view .LVU18 - 84 .LBB33: - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->AHBRSTR, Periphs); - 85 .loc 2 359 3 view .LVU19 - 86 002a 9A6A ldr r2, [r3, #40] - 87 002c 1849 ldr r1, .L11+16 - 88 002e 0A40 ands r2, r1 - 89 0030 9A62 str r2, [r3, #40] - 90 .LBE33: - 91 .LBE32: - 114:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 92 .loc 1 114 15 is_stmt 0 view .LVU20 - 93 0032 0020 movs r0, #0 - 94 .LVL4: - 95 .L3: - 159:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 160:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 161:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** return (status); - 96 .loc 1 161 3 is_stmt 1 view .LVU21 - 162:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 97 .loc 1 162 1 is_stmt 0 view .LVU22 - 98 @ sp needed - 99 0034 7047 bx lr - 100 .LVL5: - 101 .L8: - 127:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOB); - 102 .loc 1 127 5 is_stmt 1 view .LVU23 - 103 .LBB34: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 12 - - - 104 .LBI34: - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 105 .loc 2 330 22 view .LVU24 - 106 .LBB35: - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 107 .loc 2 332 3 view .LVU25 - 108 0036 154B ldr r3, .L11+12 - 109 0038 996A ldr r1, [r3, #40] - 110 003a 8022 movs r2, #128 - 111 003c D202 lsls r2, r2, #11 - 112 003e 0A43 orrs r2, r1 - 113 0040 9A62 str r2, [r3, #40] - 114 .LVL6: - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 115 .loc 2 332 3 is_stmt 0 view .LVU26 - 116 .LBE35: - 117 .LBE34: - 128:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 118 .loc 1 128 5 is_stmt 1 view .LVU27 - 119 .LBB36: - 120 .LBI36: - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 121 .loc 2 357 22 view .LVU28 - 122 .LBB37: - 123 .loc 2 359 3 view .LVU29 - 124 0042 9A6A ldr r2, [r3, #40] - 125 0044 1349 ldr r1, .L11+20 - 126 0046 0A40 ands r2, r1 - 127 0048 9A62 str r2, [r3, #40] - 128 .LBE37: - 129 .LBE36: - 114:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 130 .loc 1 114 15 is_stmt 0 view .LVU30 - 131 004a 0020 movs r0, #0 - 132 .LVL7: - 133 .LBB39: - 134 .LBB38: - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 135 .loc 2 360 1 view .LVU31 - 136 004c F2E7 b .L3 - 137 .LVL8: - 138 .L9: - 139 .loc 2 360 1 view .LVU32 - 140 .LBE38: - 141 .LBE39: - 132:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOC); - 142 .loc 1 132 5 is_stmt 1 view .LVU33 - 143 .LBB40: - 144 .LBI40: - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 145 .loc 2 330 22 view .LVU34 - 146 .LBB41: - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 147 .loc 2 332 3 view .LVU35 - 148 004e 0F4B ldr r3, .L11+12 - 149 0050 996A ldr r1, [r3, #40] - 150 0052 8022 movs r2, #128 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 13 - - - 151 0054 1203 lsls r2, r2, #12 - 152 0056 0A43 orrs r2, r1 - 153 0058 9A62 str r2, [r3, #40] - 154 .LVL9: - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 155 .loc 2 332 3 is_stmt 0 view .LVU36 - 156 .LBE41: - 157 .LBE40: - 133:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 158 .loc 1 133 5 is_stmt 1 view .LVU37 - 159 .LBB42: - 160 .LBI42: - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 161 .loc 2 357 22 view .LVU38 - 162 .LBB43: - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 163 .loc 2 359 3 view .LVU39 - 164 005a 9A6A ldr r2, [r3, #40] - 165 005c 0E49 ldr r1, .L11+24 - 166 005e 0A40 ands r2, r1 - 167 0060 9A62 str r2, [r3, #40] - 168 .LBE43: - 169 .LBE42: - 114:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 170 .loc 1 114 15 is_stmt 0 view .LVU40 - 171 0062 0020 movs r0, #0 - 172 .LVL10: - 173 .LBB45: - 174 .LBB44: - 175 .loc 2 360 1 view .LVU41 - 176 0064 E6E7 b .L3 - 177 .LVL11: - 178 .L10: - 179 .loc 2 360 1 view .LVU42 - 180 .LBE44: - 181 .LBE45: - 152:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOF); - 182 .loc 1 152 5 is_stmt 1 view .LVU43 - 183 .LBB46: - 184 .LBI46: - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 185 .loc 2 330 22 view .LVU44 - 186 .LBB47: - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 187 .loc 2 332 3 view .LVU45 - 188 0066 094B ldr r3, .L11+12 - 189 0068 996A ldr r1, [r3, #40] - 190 006a 8022 movs r2, #128 - 191 006c D203 lsls r2, r2, #15 - 192 006e 0A43 orrs r2, r1 - 193 0070 9A62 str r2, [r3, #40] - 194 .LVL12: - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 195 .loc 2 332 3 is_stmt 0 view .LVU46 - 196 .LBE47: - 197 .LBE46: - 153:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 14 - - - 198 .loc 1 153 5 is_stmt 1 view .LVU47 - 199 .LBB48: - 200 .LBI48: - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 201 .loc 2 357 22 view .LVU48 - 202 .LBB49: - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 203 .loc 2 359 3 view .LVU49 - 204 0072 9A6A ldr r2, [r3, #40] - 205 0074 0949 ldr r1, .L11+28 - 206 0076 0A40 ands r2, r1 - 207 0078 9A62 str r2, [r3, #40] - 208 .LBE49: - 209 .LBE48: - 114:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 210 .loc 1 114 15 is_stmt 0 view .LVU50 - 211 007a 0020 movs r0, #0 - 212 .LVL13: - 213 .LBB51: - 214 .LBB50: - 215 .loc 2 360 1 view .LVU51 - 216 007c DAE7 b .L3 - 217 .L12: - 218 007e C046 .align 2 - 219 .L11: - 220 0080 00040048 .word 1207960576 - 221 0084 00080048 .word 1207961600 - 222 0088 00140048 .word 1207964672 - 223 008c 00100240 .word 1073876992 - 224 0090 FFFFFDFF .word -131073 - 225 0094 FFFFFBFF .word -262145 - 226 0098 FFFFF7FF .word -524289 - 227 009c FFFFBFFF .word -4194305 - 228 .LBE50: - 229 .LBE51: - 230 .cfi_endproc - 231 .LFE78: - 233 .section .text.LL_GPIO_Init,"ax",%progbits - 234 .align 1 - 235 .global LL_GPIO_Init - 236 .syntax unified - 237 .code 16 - 238 .thumb_func - 239 .fpu softvfp - 241 LL_GPIO_Init: - 242 .LVL14: - 243 .LFB79: - 163:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 164:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** - 165:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @brief Initialize GPIO registers according to the specified parameters in GPIO_InitStruct. - 166:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @param GPIOx GPIO Port - 167:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure - 168:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * that contains the configuration information for the specified GPIO peripheral. - 169:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @retval An ErrorStatus enumeration value: - 170:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content - 171:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * - ERROR: Not applicable - 172:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 15 - - - 173:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct) - 174:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 244 .loc 1 174 1 is_stmt 1 view -0 - 245 .cfi_startproc - 246 @ args = 0, pretend = 0, frame = 0 - 247 @ frame_needed = 0, uses_anonymous_args = 0 - 248 .loc 1 174 1 is_stmt 0 view .LVU53 - 249 0000 F0B5 push {r4, r5, r6, r7, lr} - 250 .LCFI0: - 251 .cfi_def_cfa_offset 20 - 252 .cfi_offset 4, -20 - 253 .cfi_offset 5, -16 - 254 .cfi_offset 6, -12 - 255 .cfi_offset 7, -8 - 256 .cfi_offset 14, -4 - 175:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** uint32_t pinpos; - 257 .loc 1 175 3 is_stmt 1 view .LVU54 - 176:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** uint32_t currentpin; - 258 .loc 1 176 3 view .LVU55 - 177:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 178:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Check the parameters */ - 179:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); - 259 .loc 1 179 3 view .LVU56 - 180:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin)); - 260 .loc 1 180 3 view .LVU57 - 181:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode)); - 261 .loc 1 181 3 view .LVU58 - 182:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull)); - 262 .loc 1 182 3 view .LVU59 - 183:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 184:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* ------------------------- Configure the port pins ---------------- */ - 185:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Initialize pinpos on first pin set */ - 186:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** pinpos = 0; - 263 .loc 1 186 3 view .LVU60 - 264 .LVL15: - 187:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 188:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Configure the port pins */ - 189:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u) - 265 .loc 1 189 3 view .LVU61 - 186:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 266 .loc 1 186 10 is_stmt 0 view .LVU62 - 267 0002 0022 movs r2, #0 - 268 .loc 1 189 9 view .LVU63 - 269 0004 16E0 b .L14 - 270 .LVL16: - 271 .L16: - 190:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 191:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Get current io position */ - 192:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos); - 193:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 194:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** if (currentpin != 0x00u) - 195:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 196:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ - 197:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 198:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Check Speed mode parameters */ - 199:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed)); - 200:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 16 - - - 201:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Speed mode configuration */ - 202:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed); - 203:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 204:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Check Output mode parameters */ - 205:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType)); - 206:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 207:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Output mode configuration*/ - 208:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType); - 209:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 210:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 211:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Pull-up Pull down resistor configuration*/ - 212:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull); - 272 .loc 1 212 7 is_stmt 1 view .LVU64 - 273 .LBB52: - 274 .LBI52: - 275 .file 3 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @file stm32f0xx_ll_gpio.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Header file of GPIO LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #ifndef __STM32F0xx_LL_GPIO_H - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define __STM32F0xx_LL_GPIO_H - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #ifdef __cplusplus - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** extern "C" { - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/ - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #include "stm32f0xx.h" - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @addtogroup STM32F0xx_LL_Driver - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 17 - - - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/ - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/ - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER) - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/ - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/ - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER) - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief LL GPIO Init Structure definition - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** typedef struct - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Pin; /*!< Specifies the GPIO pins to be configured. - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be any value of @ref GPIO_LL_EC_PIN */ - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Mode; /*!< Specifies the operating mode for the selected pins. - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_MODE. - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Speed; /*!< Specifies the speed for the selected pins. - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_SPEED. - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t OutputType; /*!< Specifies the operating output type for the selected pins. - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_OUTPUT. - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Pull; /*!< Specifies the operating Pull-up/Pull down for the selected pins. - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_PULL. - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** uint32_t Alternate; /*!< Specifies the Peripheral to be connected to the selected pins. - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** This parameter can be a value of @ref GPIO_LL_EC_AF. - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO HW configuration can be modified afterwards using unitary functi - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } LL_GPIO_InitTypeDef; - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 18 - - - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/ - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_0 GPIO_BSRR_BS_0 /*!< Select pin 0 */ - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_1 GPIO_BSRR_BS_1 /*!< Select pin 1 */ - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_2 GPIO_BSRR_BS_2 /*!< Select pin 2 */ - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_3 GPIO_BSRR_BS_3 /*!< Select pin 3 */ - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_4 GPIO_BSRR_BS_4 /*!< Select pin 4 */ - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_5 GPIO_BSRR_BS_5 /*!< Select pin 5 */ - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_6 GPIO_BSRR_BS_6 /*!< Select pin 6 */ - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_7 GPIO_BSRR_BS_7 /*!< Select pin 7 */ - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_8 GPIO_BSRR_BS_8 /*!< Select pin 8 */ - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_9 GPIO_BSRR_BS_9 /*!< Select pin 9 */ - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_10 GPIO_BSRR_BS_10 /*!< Select pin 10 */ - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_11 GPIO_BSRR_BS_11 /*!< Select pin 11 */ - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_12 GPIO_BSRR_BS_12 /*!< Select pin 12 */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_13 GPIO_BSRR_BS_13 /*!< Select pin 13 */ - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_14 GPIO_BSRR_BS_14 /*!< Select pin 14 */ - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_15 GPIO_BSRR_BS_15 /*!< Select pin 15 */ - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1 | GPIO_BSRR_BS_2 | \ - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_3 | GPIO_BSRR_BS_4 | GPIO_BSRR_BS_5 | \ - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_6 | GPIO_BSRR_BS_7 | GPIO_BSRR_BS_8 | \ - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_9 | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \ - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \ - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** GPIO_BSRR_BS_15) /*!< Select all pins */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT (0x00000000U) /*!< Select input mode */ - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT GPIO_MODER_MODER0_0 /*!< Select output mode */ - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE GPIO_MODER_MODER0_1 /*!< Select alternate function mode - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG GPIO_MODER_MODER0 /*!< Select analog mode */ - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL (0x00000000U) /*!< Select push-pull as output type */ - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN GPIO_OTYPER_OT_0 /*!< Select open-drain as output type * - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 19 - - - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW (0x00000000U) /*!< Select I/O low output speed */ - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM GPIO_OSPEEDR_OSPEEDR0_0 /*!< Select I/O medium output sp - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDR_OSPEEDR0 /*!< Select I/O high output spee - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW LL_GPIO_SPEED_FREQ_LOW - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM LL_GPIO_SPEED_FREQ_MEDIUM - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH LL_GPIO_SPEED_FREQ_HIGH - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_NO (0x00000000U) /*!< Select I/O no pull */ - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_UP GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */ - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */ - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_0 (0x0000000U) /*!< Select alternate function 0 */ - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_1 (0x0000001U) /*!< Select alternate function 1 */ - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_2 (0x0000002U) /*!< Select alternate function 2 */ - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_3 (0x0000003U) /*!< Select alternate function 3 */ - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_4 (0x0000004U) /*!< Select alternate function 4 */ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_5 (0x0000005U) /*!< Select alternate function 5 */ - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_6 (0x0000006U) /*!< Select alternate function 6 */ - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_AF_7 (0x0000007U) /*!< Select alternate function 7 */ - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/ - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Write a value in GPIO register - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __INSTANCE__ GPIO Instance - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __REG__ Register to be written - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __VALUE__ Value to be written in the register - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 20 - - - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Read a value in GPIO register - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __INSTANCE__ GPIO Instance - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param __REG__ Register to be read - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Register value - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @} - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/ - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @{ - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio mode for a dedicated pin on dedicated port. - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll MODER MODEy LL_GPIO_SetPinMode - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Mode This parameter can be one of the following values: - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_INPUT - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_OUTPUT - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_ALTERNATE - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_ANALOG - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 21 - - - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode)); - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio mode for a dedicated pin on dedicated port. - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll MODER MODEy LL_GPIO_GetPinMode - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_INPUT - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_OUTPUT - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_ALTERNATE - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_MODE_ANALOG - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin) - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0)) / (Pin * Pin)); - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio output type for several pins on dedicated port. - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Output type as to be set when gpio pin is in output or - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * alternate modes. Possible type are Push-pull or Open-drain. - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll OTYPER OTy LL_GPIO_SetPinOutputType - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param PinMask This parameter can be a combination of the following values: - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 22 - - - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param OutputType This parameter can be one of the following values: - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_OUTPUT_PUSHPULL - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType)); - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio output type for several pins on dedicated port. - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Output type as to be set when gpio pin is in output or - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * alternate modes. Possible type are Push-pull or Open-drain. - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll OTYPER OTy LL_GPIO_GetPinOutputType - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_ALL - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_OUTPUT_PUSHPULL - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin) - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin); - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio speed for a dedicated pin on dedicated port. - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note I/O speed can be Low, Medium, Fast or High speed. - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Refer to datasheet for frequency specifications and the power - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * supply and load conditions for each speed. - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll OSPEEDR OSPEEDy LL_GPIO_SetPinSpeed - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 23 - - - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Speed This parameter can be one of the following values: - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_LOW - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_HIGH - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Speed) - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed)); - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio speed for a dedicated pin on dedicated port. - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note I/O speed can be Low, Medium, Fast or High speed. - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Refer to datasheet for frequency specifications and the power - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * supply and load conditions for each speed. - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll OSPEEDR OSPEEDy LL_GPIO_GetPinSpeed - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_LOW - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_SPEED_FREQ_HIGH - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 24 - - - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin) - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0)) / (Pin * Pin)); - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port. - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll PUPDR PUPDy LL_GPIO_SetPinPull - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pull This parameter can be one of the following values: - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_NO - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_UP - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_DOWN - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull) - 276 .loc 3 474 22 view .LVU65 - 277 .LBB53: - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull)); - 278 .loc 3 476 3 view .LVU66 - 279 0006 C668 ldr r6, [r0, #12] - 280 0008 2B00 movs r3, r5 - 281 000a 6B43 muls r3, r5 - 282 000c 5F00 lsls r7, r3, #1 - 283 000e FF18 adds r7, r7, r3 - 284 0010 FC43 mvns r4, r7 - 285 0012 A446 mov ip, r4 - 286 0014 BE43 bics r6, r7 - 287 0016 0F69 ldr r7, [r1, #16] - 288 0018 5F43 muls r7, r3 - 289 001a 3E43 orrs r6, r7 - 290 001c C660 str r6, [r0, #12] - 291 .LVL17: - 292 .loc 3 476 3 is_stmt 0 view .LVU67 - 293 .LBE53: - 294 .LBE52: - 213:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 214:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 25 - - - 295 .loc 1 214 7 is_stmt 1 view .LVU68 - 296 .loc 1 214 10 is_stmt 0 view .LVU69 - 297 001e 4C68 ldr r4, [r1, #4] - 298 0020 022C cmp r4, #2 - 299 0022 27D0 beq .L20 - 300 .LVL18: - 301 .L17: - 215:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 216:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Check Alternate parameter */ - 217:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate)); - 218:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 219:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Speed mode configuration */ - 220:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** if (currentpin < LL_GPIO_PIN_8) - 221:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 222:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate); - 223:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 224:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** else - 225:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 226:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate); - 227:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 228:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 229:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 230:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Pin Mode configuration */ - 231:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode); - 302 .loc 1 231 7 is_stmt 1 view .LVU70 - 303 .LBB54: - 304 .LBI54: - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 305 .loc 3 268 22 view .LVU71 - 306 .LBB55: - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 307 .loc 3 270 3 view .LVU72 - 308 0024 0468 ldr r4, [r0] - 309 0026 6546 mov r5, ip - 310 0028 2C40 ands r4, r5 - 311 002a 4D68 ldr r5, [r1, #4] - 312 002c 6B43 muls r3, r5 - 313 002e 2343 orrs r3, r4 - 314 0030 0360 str r3, [r0] - 315 .LVL19: - 316 .L15: - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 317 .loc 3 270 3 is_stmt 0 view .LVU73 - 318 .LBE55: - 319 .LBE54: - 232:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 233:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** pinpos++; - 320 .loc 1 233 5 is_stmt 1 view .LVU74 - 321 .loc 1 233 11 is_stmt 0 view .LVU75 - 322 0032 0132 adds r2, r2, #1 - 323 .LVL20: - 324 .L14: - 189:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 325 .loc 1 189 9 is_stmt 1 view .LVU76 - 189:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 326 .loc 1 189 27 is_stmt 0 view .LVU77 - 327 0034 0C68 ldr r4, [r1] - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 26 - - - 189:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 328 .loc 1 189 34 view .LVU78 - 329 0036 2300 movs r3, r4 - 330 0038 D340 lsrs r3, r3, r2 - 189:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 331 .loc 1 189 9 view .LVU79 - 332 003a 37D0 beq .L21 - 192:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 333 .loc 1 192 5 is_stmt 1 view .LVU80 - 192:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 334 .loc 1 192 57 is_stmt 0 view .LVU81 - 335 003c 0123 movs r3, #1 - 336 003e 9340 lsls r3, r3, r2 - 192:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 337 .loc 1 192 16 view .LVU82 - 338 0040 2500 movs r5, r4 - 339 0042 1D40 ands r5, r3 - 340 .LVL21: - 194:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 341 .loc 1 194 5 is_stmt 1 view .LVU83 - 194:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 342 .loc 1 194 8 is_stmt 0 view .LVU84 - 343 0044 1C42 tst r4, r3 - 344 0046 F4D0 beq .L15 - 196:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 345 .loc 1 196 7 is_stmt 1 view .LVU85 - 196:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 346 .loc 1 196 58 is_stmt 0 view .LVU86 - 347 0048 4B68 ldr r3, [r1, #4] - 348 004a 013B subs r3, r3, #1 - 196:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 349 .loc 1 196 10 view .LVU87 - 350 004c 012B cmp r3, #1 - 351 004e DAD8 bhi .L16 - 199:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 352 .loc 1 199 9 is_stmt 1 view .LVU88 - 202:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 353 .loc 1 202 9 view .LVU89 - 354 .LVL22: - 355 .LBB56: - 356 .LBI56: - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 357 .loc 3 406 22 view .LVU90 - 358 .LBB57: - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 359 .loc 3 408 3 view .LVU91 - 360 0050 8368 ldr r3, [r0, #8] - 361 0052 2C00 movs r4, r5 - 362 0054 6C43 muls r4, r5 - 363 0056 6600 lsls r6, r4, #1 - 364 0058 3619 adds r6, r6, r4 - 365 005a B343 bics r3, r6 - 366 005c 8E68 ldr r6, [r1, #8] - 367 005e 7443 muls r4, r6 - 368 0060 2343 orrs r3, r4 - 369 0062 8360 str r3, [r0, #8] - 370 .LVL23: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 27 - - - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 371 .loc 3 408 3 is_stmt 0 view .LVU92 - 372 .LBE57: - 373 .LBE56: - 205:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 374 .loc 1 205 9 is_stmt 1 view .LVU93 - 208:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 375 .loc 1 208 9 view .LVU94 - 376 0064 0C68 ldr r4, [r1] - 377 .LVL24: - 378 .LBB58: - 379 .LBI58: - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 380 .loc 3 336 22 view .LVU95 - 381 .LBB59: - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 382 .loc 3 338 3 view .LVU96 - 383 0066 4368 ldr r3, [r0, #4] - 384 0068 A343 bics r3, r4 - 385 006a CE68 ldr r6, [r1, #12] - 386 006c 7443 muls r4, r6 - 387 .LVL25: - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 388 .loc 3 338 3 is_stmt 0 view .LVU97 - 389 006e 2343 orrs r3, r4 - 390 0070 4360 str r3, [r0, #4] - 391 .LVL26: - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 392 .loc 3 339 1 view .LVU98 - 393 0072 C8E7 b .L16 - 394 .LVL27: - 395 .L20: - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 396 .loc 3 339 1 view .LVU99 - 397 .LBE59: - 398 .LBE58: - 217:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 399 .loc 1 217 9 is_stmt 1 view .LVU100 - 220:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 400 .loc 1 220 9 view .LVU101 - 220:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 401 .loc 1 220 12 is_stmt 0 view .LVU102 - 402 0074 FF2D cmp r5, #255 - 403 0076 0BD8 bhi .L18 - 222:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 404 .loc 1 222 11 is_stmt 1 view .LVU103 - 405 .LVL28: - 406 .LBB60: - 407 .LBI60: - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio pull-up or pull-down for a dedicated pin on a dedicated port - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll PUPDR PUPDy LL_GPIO_GetPinPull - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 28 - - - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_NO - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_UP - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PULL_DOWN - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin) - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0)) / (Pin * Pin)); - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Possible values are from AF0 to AF7 depending on target. - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll AFRL AFSELy LL_GPIO_SetAFPin_0_7 - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Alternate This parameter can be one of the following values: - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_0 - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_1 - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_2 - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_3 - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_4 - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_5 - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_6 - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_7 - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) - 408 .loc 3 537 22 view .LVU104 - 409 .LBB61: - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0), - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 29 - - - 410 .loc 3 539 3 view .LVU105 - 411 0078 066A ldr r6, [r0, #32] - 412 007a 1C00 movs r4, r3 - 413 007c 6C43 muls r4, r5 - 414 007e 6543 muls r5, r4 - 415 .LVL29: - 416 .loc 3 539 3 is_stmt 0 view .LVU106 - 417 0080 2C01 lsls r4, r5, #4 - 418 0082 641B subs r4, r4, r5 - 419 0084 A643 bics r6, r4 - 420 0086 4C69 ldr r4, [r1, #20] - 421 0088 6543 muls r5, r4 - 422 008a 3543 orrs r5, r6 - 423 008c 0562 str r5, [r0, #32] - 424 .LVL30: - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ((((Pin * Pin) * Pin) * Pin) * Alternate)); - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 425 .loc 3 541 1 view .LVU107 - 426 008e C9E7 b .L17 - 427 .LVL31: - 428 .L18: - 429 .loc 3 541 1 view .LVU108 - 430 .LBE61: - 431 .LBE60: - 226:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 432 .loc 1 226 11 is_stmt 1 view .LVU109 - 433 .LBB62: - 434 .LBI62: - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll AFRL AFSELy LL_GPIO_GetAFPin_0_7 - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_0 - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_1 - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_2 - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_3 - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_4 - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_5 - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_6 - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_7 - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval Returned value can be one of the following values: - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_0 - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_1 - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_2 - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_3 - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_4 - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_5 - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_6 - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_7 - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin) - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** return (uint32_t)(READ_BIT(GPIOx->AFR[0], - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0)) / (((Pin * Pin) * Pi - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 30 - - - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** /** - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @brief Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Possible values are from AF0 to AF7 depending on target. - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @note Warning: only one pin can be passed as parameter. - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @rmtoll AFRH AFSELy LL_GPIO_SetAFPin_8_15 - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param GPIOx GPIO Port - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Pin This parameter can be one of the following values: - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_8 - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_9 - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_10 - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_11 - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_12 - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_13 - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_14 - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_PIN_15 - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @param Alternate This parameter can be one of the following values: - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_0 - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_1 - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_2 - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_3 - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_4 - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_5 - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_6 - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @arg @ref LL_GPIO_AF_7 - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** * @retval None - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** */ - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) - 435 .loc 3 598 22 view .LVU110 - 436 .LBB63: - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** { - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFR - 437 .loc 3 600 3 view .LVU111 - 438 0090 466A ldr r6, [r0, #36] - 439 0092 2D0A lsrs r5, r5, #8 - 440 .LVL32: - 441 .loc 3 600 3 is_stmt 0 view .LVU112 - 442 0094 2C00 movs r4, r5 - 443 0096 6C43 muls r4, r5 - 444 0098 6C43 muls r4, r5 - 445 009a 6543 muls r5, r4 - 446 009c 2C01 lsls r4, r5, #4 - 447 009e 641B subs r4, r4, r5 - 448 00a0 A643 bics r6, r4 - 449 00a2 4C69 ldr r4, [r1, #20] - 450 00a4 6543 muls r5, r4 - 451 00a6 3543 orrs r5, r6 - 452 00a8 4562 str r5, [r0, #36] - 453 .LVL33: - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate)); - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h **** } - 454 .loc 3 602 1 view .LVU113 - 455 00aa BBE7 b .L17 - 456 .LVL34: - 457 .L21: - 458 .loc 3 602 1 view .LVU114 - 459 .LBE63: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 31 - - - 460 .LBE62: - 234:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 235:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 236:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** return (SUCCESS); - 461 .loc 1 236 3 is_stmt 1 view .LVU115 - 237:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 462 .loc 1 237 1 is_stmt 0 view .LVU116 - 463 00ac 0020 movs r0, #0 - 464 .LVL35: - 465 .loc 1 237 1 view .LVU117 - 466 @ sp needed - 467 00ae F0BD pop {r4, r5, r6, r7, pc} - 468 .cfi_endproc - 469 .LFE79: - 471 .section .text.LL_GPIO_StructInit,"ax",%progbits - 472 .align 1 - 473 .global LL_GPIO_StructInit - 474 .syntax unified - 475 .code 16 - 476 .thumb_func - 477 .fpu softvfp - 479 LL_GPIO_StructInit: - 480 .LVL36: - 481 .LFB80: - 238:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 239:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /** - 240:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @brief Set each @ref LL_GPIO_InitTypeDef field to default value. - 241:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure - 242:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * whose fields will be set to default values. - 243:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** * @retval None - 244:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** */ - 245:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** - 246:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct) - 247:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** { - 482 .loc 1 247 1 is_stmt 1 view -0 - 483 .cfi_startproc - 484 @ args = 0, pretend = 0, frame = 0 - 485 @ frame_needed = 0, uses_anonymous_args = 0 - 486 @ link register save eliminated. - 248:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** /* Reset GPIO init structure parameters values */ - 249:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** GPIO_InitStruct->Pin = LL_GPIO_PIN_ALL; - 487 .loc 1 249 3 view .LVU119 - 488 .loc 1 249 31 is_stmt 0 view .LVU120 - 489 0000 044B ldr r3, .L23 - 490 0002 0360 str r3, [r0] - 250:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** GPIO_InitStruct->Mode = LL_GPIO_MODE_ANALOG; - 491 .loc 1 250 3 is_stmt 1 view .LVU121 - 492 .loc 1 250 31 is_stmt 0 view .LVU122 - 493 0004 0323 movs r3, #3 - 494 0006 4360 str r3, [r0, #4] - 251:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** GPIO_InitStruct->Speed = LL_GPIO_SPEED_FREQ_LOW; - 495 .loc 1 251 3 is_stmt 1 view .LVU123 - 496 .loc 1 251 31 is_stmt 0 view .LVU124 - 497 0008 0023 movs r3, #0 - 498 000a 8360 str r3, [r0, #8] - 252:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_PUSHPULL; - 499 .loc 1 252 3 is_stmt 1 view .LVU125 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 32 - - - 500 .loc 1 252 31 is_stmt 0 view .LVU126 - 501 000c C360 str r3, [r0, #12] - 253:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** GPIO_InitStruct->Pull = LL_GPIO_PULL_NO; - 502 .loc 1 253 3 is_stmt 1 view .LVU127 - 503 .loc 1 253 31 is_stmt 0 view .LVU128 - 504 000e 0361 str r3, [r0, #16] - 254:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** GPIO_InitStruct->Alternate = LL_GPIO_AF_0; - 505 .loc 1 254 3 is_stmt 1 view .LVU129 - 506 .loc 1 254 31 is_stmt 0 view .LVU130 - 507 0010 4361 str r3, [r0, #20] - 255:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c **** } - 508 .loc 1 255 1 view .LVU131 - 509 @ sp needed - 510 0012 7047 bx lr - 511 .L24: - 512 .align 2 - 513 .L23: - 514 0014 FFFF0000 .word 65535 - 515 .cfi_endproc - 516 .LFE80: - 518 .text - 519 .Letext0: - 520 .file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 521 .file 5 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 522 .file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h" - 523 .file 7 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h" - ARM GAS C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s page 33 - - -DEFINED SYMBOLS - *ABS*:00000000 stm32f0xx_ll_gpio.c -C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s:16 .text.LL_GPIO_DeInit:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s:24 .text.LL_GPIO_DeInit:00000000 LL_GPIO_DeInit -C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s:220 .text.LL_GPIO_DeInit:00000080 $d -C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s:234 .text.LL_GPIO_Init:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s:241 .text.LL_GPIO_Init:00000000 LL_GPIO_Init -C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s:472 .text.LL_GPIO_StructInit:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s:479 .text.LL_GPIO_StructInit:00000000 LL_GPIO_StructInit -C:\Users\144311\AppData\Local\Temp\ccr7VpiZ.s:514 .text.LL_GPIO_StructInit:00000014 $d - -NO UNDEFINED SYMBOLS diff --git a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_pwr.lst b/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_pwr.lst deleted file mode 100644 index 4861ce8..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_pwr.lst +++ /dev/null @@ -1,821 +0,0 @@ -ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 1 - - - 1 .cpu cortex-m0 - 2 .eabi_attribute 20, 1 - 3 .eabi_attribute 21, 1 - 4 .eabi_attribute 23, 3 - 5 .eabi_attribute 24, 1 - 6 .eabi_attribute 25, 1 - 7 .eabi_attribute 26, 1 - 8 .eabi_attribute 30, 1 - 9 .eabi_attribute 34, 0 - 10 .eabi_attribute 18, 4 - 11 .file "stm32f0xx_ll_pwr.c" - 12 .text - 13 .Ltext0: - 14 .cfi_sections .debug_frame - 15 .section .text.LL_PWR_DeInit,"ax",%progbits - 16 .align 1 - 17 .global LL_PWR_DeInit - 18 .arch armv6s-m - 19 .syntax unified - 20 .code 16 - 21 .thumb_func - 22 .fpu softvfp - 24 LL_PWR_DeInit: - 25 .LFB76: - 26 .file 1 "Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c" - 1:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @file stm32f0xx_ll_pwr.c - 4:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @brief PWR LL module driver. - 6:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * - 9:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * - 12:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * - 17:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 20:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** #if defined(USE_FULL_LL_DRIVER) - 21:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 22:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Includes ------------------------------------------------------------------*/ - 23:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** #include "stm32f0xx_ll_pwr.h" - 24:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** #include "stm32f0xx_ll_bus.h" - 25:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 26:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /** @addtogroup STM32F0xx_LL_Driver - 27:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @{ - 28:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** */ - 29:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 30:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** #if defined(PWR) - 31:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 32:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /** @defgroup PWR_LL PWR - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 2 - - - 33:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @{ - 34:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** */ - 35:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 36:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Private types -------------------------------------------------------------*/ - 37:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Private variables ---------------------------------------------------------*/ - 38:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Private constants ---------------------------------------------------------*/ - 39:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Private macros ------------------------------------------------------------*/ - 40:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Private function prototypes -----------------------------------------------*/ - 41:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 42:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Exported functions --------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /** @addtogroup PWR_LL_Exported_Functions - 44:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @{ - 45:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** */ - 46:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 47:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /** @addtogroup PWR_LL_EF_Init - 48:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @{ - 49:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** */ - 50:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 51:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /** - 52:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @brief De-initialize the PWR registers to their default reset values. - 53:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * @retval An ErrorStatus enumeration value: - 54:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * - SUCCESS: PWR registers are de-initialized - 55:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** * - ERROR: not applicable - 56:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** */ - 57:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** ErrorStatus LL_PWR_DeInit(void) - 58:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** { - 27 .loc 1 58 1 view -0 - 28 .cfi_startproc - 29 @ args = 0, pretend = 0, frame = 0 - 30 @ frame_needed = 0, uses_anonymous_args = 0 - 31 @ link register save eliminated. - 59:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Force reset of PWR clock */ - 60:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_PWR); - 32 .loc 1 60 3 view .LVU1 - 33 .LVL0: - 34 .LBB6: - 35 .LBI6: - 36 .file 2 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @file stm32f0xx_ll_bus.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Header file of BUS LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** @verbatim - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ##### RCC Limitations ##### - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ============================================================================== - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** [..] - 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** A delay between an RCC peripheral clock enable and the effective peripheral - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** enabling should be taken into account in order to manage the peripheral read/write - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** from/to registers. - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (+) This delay depends on the peripheral mapping. - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (++) AHB & APB peripherals, 1 dummy read is necessary - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** [..] - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** Workarounds: - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (#) For AHB & APB peripherals, a dummy read to the peripheral register has been - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 3 - - - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** inserted in each LL_{BUS}_GRP{x}_EnableClock() function. - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** @endverbatim - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @attention - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** *

© Copyright (c) 2016 STMicroelectronics. - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * All rights reserved.

- 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * This software component is licensed by ST under BSD 3-Clause license, - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * the "License"; You may not use this file except in compliance with the - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * License. You may obtain a copy of the License at: - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * opensource.org/licenses/BSD-3-Clause - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** ****************************************************************************** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #ifndef __STM32F0xx_LL_BUS_H - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define __STM32F0xx_LL_BUS_H - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #ifdef __cplusplus - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** extern "C" { - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #include "stm32f0xx.h" - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @addtogroup STM32F0xx_LL_Driver - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(RCC) - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL BUS - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/ - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/ - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/ - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/ - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH AHB1 GRP1 PERIPH - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1 RCC_AHBENR_DMA1EN - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(DMA2) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 4 - - - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2 RCC_AHBENR_DMA2EN - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*DMA2*/ - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM RCC_AHBENR_SRAMEN - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH RCC_AHBENR_FLITFEN - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA RCC_AHBENR_GPIOAEN - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB RCC_AHBENR_GPIOBEN - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC RCC_AHBENR_GPIOCEN - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(GPIOD) - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD RCC_AHBENR_GPIODEN - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*GPIOD*/ - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(GPIOE) - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE RCC_AHBENR_GPIOEEN - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*GPIOE*/ - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF RCC_AHBENR_GPIOFEN - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TSC) - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHBENR_TSCEN - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TSC*/ - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH APB1 GRP1 PERIPH - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM2) - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2 RCC_APB1ENR_TIM2EN - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM2*/ - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR_TIM3EN - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM6) - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM6*/ - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM7) - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7 RCC_APB1ENR_TIM7EN - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM7*/ - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14 RCC_APB1ENR_TIM14EN - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG RCC_APB1ENR_WWDGEN - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(SPI2) - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2 RCC_APB1ENR_SPI2EN - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*SPI2*/ - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART2) - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2 RCC_APB1ENR_USART2EN - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART2 */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART3) - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3 RCC_APB1ENR_USART3EN - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART3 */ - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART4) - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4 RCC_APB1ENR_USART4EN - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART4 */ - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART5) - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART5 RCC_APB1ENR_USART5EN - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USART5 */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1 RCC_APB1ENR_I2C1EN - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(I2C2) - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2 RCC_APB1ENR_I2C2EN - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*I2C2*/ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 5 - - - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USB) - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB RCC_APB1ENR_USBEN - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /* USB */ - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CAN) - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN RCC_APB1ENR_CANEN - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CAN*/ - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CRS) - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS RCC_APB1ENR_CRSEN - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CRS*/ - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR RCC_APB1ENR_PWREN - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(DAC) - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1 RCC_APB1ENR_DACEN - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*DAC*/ - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(CEC) - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC RCC_APB1ENR_CECEN - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*CEC*/ - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH APB1 GRP2 PERIPH - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL (uint32_t)0xFFFFFFFFU - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SYSCFG RCC_APB2ENR_SYSCFGEN - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ADC1 RCC_APB2ENR_ADC1EN - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART8) - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART8 RCC_APB2ENR_USART8EN - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART8*/ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART7) - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART7 RCC_APB2ENR_USART7EN - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART7*/ - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(USART6) - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART6 RCC_APB2ENR_USART6EN - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*USART6*/ - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM1 RCC_APB2ENR_TIM1EN - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SPI1 RCC_APB2ENR_SPI1EN - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USART1 RCC_APB2ENR_USART1EN - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #if defined(TIM15) - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM15 RCC_APB2ENR_TIM15EN - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #endif /*TIM15*/ - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM16 RCC_APB2ENR_TIM16EN - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_TIM17 RCC_APB2ENR_TIM17EN - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_DBGMCU RCC_APB2ENR_DBGMCUEN - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/ - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/ - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 6 - - - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1 - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Enable AHB1 peripherals clock. - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_EnableClock\n - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_EnableClock\n - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_EnableClock\n - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_EnableClock\n - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_EnableClock\n - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_EnableClock\n - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_EnableClock\n - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_EnableClock\n - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_EnableClock\n - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_EnableClock\n - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_EnableClock\n - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_EnableClock - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __IO uint32_t tmpreg; - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->AHBENR, Periphs); - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Delay after an RCC peripheral clock enabling */ - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** tmpreg = READ_BIT(RCC->AHBENR, Periphs); - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Check if AHB1 peripheral clock is enabled or not - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_IsEnabledClock\n - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_IsEnabledClock\n - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_IsEnabledClock\n - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_IsEnabledClock\n - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_IsEnabledClock\n - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_IsEnabledClock\n - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_IsEnabledClock\n - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_IsEnabledClock\n - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_IsEnabledClock\n - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_IsEnabledClock\n - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 7 - - - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_IsEnabledClock\n - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_IsEnabledClock - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval State of Periphs (1 or 0). - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** return (READ_BIT(RCC->AHBENR, Periphs) == Periphs); - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Disable AHB1 peripherals clock. - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_DisableClock\n - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR DMA2EN LL_AHB1_GRP1_DisableClock\n - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR SRAMEN LL_AHB1_GRP1_DisableClock\n - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR FLITFEN LL_AHB1_GRP1_DisableClock\n - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR CRCEN LL_AHB1_GRP1_DisableClock\n - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOAEN LL_AHB1_GRP1_DisableClock\n - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOBEN LL_AHB1_GRP1_DisableClock\n - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOCEN LL_AHB1_GRP1_DisableClock\n - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIODEN LL_AHB1_GRP1_DisableClock\n - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOEEN LL_AHB1_GRP1_DisableClock\n - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR GPIOFEN LL_AHB1_GRP1_DisableClock\n - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBENR TSCEN LL_AHB1_GRP1_DisableClock - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs) - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 8 - - - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->AHBENR, Periphs); - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Force AHB1 peripherals reset. - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBRSTR GPIOARST LL_AHB1_GRP1_ForceReset\n - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOBRST LL_AHB1_GRP1_ForceReset\n - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOCRST LL_AHB1_GRP1_ForceReset\n - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIODRST LL_AHB1_GRP1_ForceReset\n - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOERST LL_AHB1_GRP1_ForceReset\n - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOFRST LL_AHB1_GRP1_ForceReset\n - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR TSCRST LL_AHB1_GRP1_ForceReset - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_ALL - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs) - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->AHBRSTR, Periphs); - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Release AHB1 peripherals reset. - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll AHBRSTR GPIOARST LL_AHB1_GRP1_ReleaseReset\n - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOBRST LL_AHB1_GRP1_ReleaseReset\n - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOCRST LL_AHB1_GRP1_ReleaseReset\n - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIODRST LL_AHB1_GRP1_ReleaseReset\n - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOERST LL_AHB1_GRP1_ReleaseReset\n - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR GPIOFRST LL_AHB1_GRP1_ReleaseReset\n - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * AHBRSTR TSCRST LL_AHB1_GRP1_ReleaseReset - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_ALL - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs) - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->AHBRSTR, Periphs); - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 9 - - - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @} - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1_GRP1 APB1 GRP1 - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @{ - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Enable APB1 peripherals clock (available in register 1). - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_EnableClock\n - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM3EN LL_APB1_GRP1_EnableClock\n - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM6EN LL_APB1_GRP1_EnableClock\n - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM7EN LL_APB1_GRP1_EnableClock\n - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM14EN LL_APB1_GRP1_EnableClock\n - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR WWDGEN LL_APB1_GRP1_EnableClock\n - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR SPI2EN LL_APB1_GRP1_EnableClock\n - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART2EN LL_APB1_GRP1_EnableClock\n - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART3EN LL_APB1_GRP1_EnableClock\n - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART4EN LL_APB1_GRP1_EnableClock\n - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART5EN LL_APB1_GRP1_EnableClock\n - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C1EN LL_APB1_GRP1_EnableClock\n - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C2EN LL_APB1_GRP1_EnableClock\n - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USBEN LL_APB1_GRP1_EnableClock\n - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CANEN LL_APB1_GRP1_EnableClock\n - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CRSEN LL_APB1_GRP1_EnableClock\n - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR PWREN LL_APB1_GRP1_EnableClock\n - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR DACEN LL_APB1_GRP1_EnableClock\n - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CECEN LL_APB1_GRP1_EnableClock - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __IO uint32_t tmpreg; - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->APB1ENR, Periphs); - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 10 - - - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /* Delay after an RCC peripheral clock enabling */ - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** tmpreg = READ_BIT(RCC->APB1ENR, Periphs); - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** (void)tmpreg; - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Check if APB1 peripheral clock is enabled or not (available in register 1). - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_IsEnabledClock\n - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM3EN LL_APB1_GRP1_IsEnabledClock\n - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM6EN LL_APB1_GRP1_IsEnabledClock\n - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM7EN LL_APB1_GRP1_IsEnabledClock\n - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM14EN LL_APB1_GRP1_IsEnabledClock\n - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR WWDGEN LL_APB1_GRP1_IsEnabledClock\n - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR SPI2EN LL_APB1_GRP1_IsEnabledClock\n - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART2EN LL_APB1_GRP1_IsEnabledClock\n - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART3EN LL_APB1_GRP1_IsEnabledClock\n - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART4EN LL_APB1_GRP1_IsEnabledClock\n - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART5EN LL_APB1_GRP1_IsEnabledClock\n - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C1EN LL_APB1_GRP1_IsEnabledClock\n - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C2EN LL_APB1_GRP1_IsEnabledClock\n - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USBEN LL_APB1_GRP1_IsEnabledClock\n - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CANEN LL_APB1_GRP1_IsEnabledClock\n - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CRSEN LL_APB1_GRP1_IsEnabledClock\n - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR PWREN LL_APB1_GRP1_IsEnabledClock\n - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR DACEN LL_APB1_GRP1_IsEnabledClock\n - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CECEN LL_APB1_GRP1_IsEnabledClock - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval State of Periphs (1 or 0). - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs) - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs); - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Disable APB1 peripherals clock (available in register 1). - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 11 - - - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_DisableClock\n - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM3EN LL_APB1_GRP1_DisableClock\n - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM6EN LL_APB1_GRP1_DisableClock\n - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM7EN LL_APB1_GRP1_DisableClock\n - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR TIM14EN LL_APB1_GRP1_DisableClock\n - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR WWDGEN LL_APB1_GRP1_DisableClock\n - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR SPI2EN LL_APB1_GRP1_DisableClock\n - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART2EN LL_APB1_GRP1_DisableClock\n - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART3EN LL_APB1_GRP1_DisableClock\n - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART4EN LL_APB1_GRP1_DisableClock\n - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USART5EN LL_APB1_GRP1_DisableClock\n - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C1EN LL_APB1_GRP1_DisableClock\n - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR I2C2EN LL_APB1_GRP1_DisableClock\n - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR USBEN LL_APB1_GRP1_DisableClock\n - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CANEN LL_APB1_GRP1_DisableClock\n - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CRSEN LL_APB1_GRP1_DisableClock\n - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR PWREN LL_APB1_GRP1_DisableClock\n - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR DACEN LL_APB1_GRP1_DisableClock\n - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1ENR CECEN LL_APB1_GRP1_DisableClock - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs) - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->APB1ENR, Periphs); - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Force APB1 peripherals reset (available in register 1). - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ForceReset\n - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM3RST LL_APB1_GRP1_ForceReset\n - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM6RST LL_APB1_GRP1_ForceReset\n - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM7RST LL_APB1_GRP1_ForceReset\n - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM14RST LL_APB1_GRP1_ForceReset\n - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR WWDGRST LL_APB1_GRP1_ForceReset\n - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR SPI2RST LL_APB1_GRP1_ForceReset\n - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 12 - - - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART2RST LL_APB1_GRP1_ForceReset\n - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART3RST LL_APB1_GRP1_ForceReset\n - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART4RST LL_APB1_GRP1_ForceReset\n - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART5RST LL_APB1_GRP1_ForceReset\n - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR I2C1RST LL_APB1_GRP1_ForceReset\n - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR I2C2RST LL_APB1_GRP1_ForceReset\n - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USBRST LL_APB1_GRP1_ForceReset\n - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CANRST LL_APB1_GRP1_ForceReset\n - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CRSRST LL_APB1_GRP1_ForceReset\n - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR PWRRST LL_APB1_GRP1_ForceReset\n - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR DACRST LL_APB1_GRP1_ForceReset\n - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CECRST LL_APB1_GRP1_ForceReset - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_ALL - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs) - 37 .loc 2 570 22 view .LVU2 - 38 .LBB7: - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** SET_BIT(RCC->APB1RSTR, Periphs); - 39 .loc 2 572 3 view .LVU3 - 40 0000 054B ldr r3, .L2 - 41 0002 1969 ldr r1, [r3, #16] - 42 0004 8022 movs r2, #128 - 43 0006 5205 lsls r2, r2, #21 - 44 0008 0A43 orrs r2, r1 - 45 000a 1A61 str r2, [r3, #16] - 46 .LVL1: - 47 .loc 2 572 3 is_stmt 0 view .LVU4 - 48 .LBE7: - 49 .LBE6: - 61:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 62:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** /* Release reset of PWR clock */ - 63:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_PWR); - 50 .loc 1 63 3 is_stmt 1 view .LVU5 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 13 - - - 51 .LBB8: - 52 .LBI8: - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** } - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** /** - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @brief Release APB1 peripherals reset (available in register 1). - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ReleaseReset\n - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM3RST LL_APB1_GRP1_ReleaseReset\n - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM6RST LL_APB1_GRP1_ReleaseReset\n - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM7RST LL_APB1_GRP1_ReleaseReset\n - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR TIM14RST LL_APB1_GRP1_ReleaseReset\n - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR WWDGRST LL_APB1_GRP1_ReleaseReset\n - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR SPI2RST LL_APB1_GRP1_ReleaseReset\n - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART2RST LL_APB1_GRP1_ReleaseReset\n - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART3RST LL_APB1_GRP1_ReleaseReset\n - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART4RST LL_APB1_GRP1_ReleaseReset\n - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USART5RST LL_APB1_GRP1_ReleaseReset\n - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR I2C1RST LL_APB1_GRP1_ReleaseReset\n - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR I2C2RST LL_APB1_GRP1_ReleaseReset\n - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR USBRST LL_APB1_GRP1_ReleaseReset\n - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CANRST LL_APB1_GRP1_ReleaseReset\n - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CRSRST LL_APB1_GRP1_ReleaseReset\n - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR PWRRST LL_APB1_GRP1_ReleaseReset\n - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR DACRST LL_APB1_GRP1_ReleaseReset\n - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * APB1RSTR CECRST LL_APB1_GRP1_ReleaseReset - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @param Periphs This parameter can be a combination of the following values: - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_ALL - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_PWR - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * (*) value not defined in all devices. - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** * @retval None - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** */ - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs) - 53 .loc 2 621 22 view .LVU6 - 54 .LBB9: - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** { - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h **** CLEAR_BIT(RCC->APB1RSTR, Periphs); - 55 .loc 2 623 3 view .LVU7 - 56 000c 1A69 ldr r2, [r3, #16] - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 14 - - - 57 000e 0349 ldr r1, .L2+4 - 58 0010 0A40 ands r2, r1 - 59 0012 1A61 str r2, [r3, #16] - 60 .LVL2: - 61 .loc 2 623 3 is_stmt 0 view .LVU8 - 62 .LBE9: - 63 .LBE8: - 64:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** - 65:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** return SUCCESS; - 64 .loc 1 65 3 is_stmt 1 view .LVU9 - 66:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c **** } - 65 .loc 1 66 1 is_stmt 0 view .LVU10 - 66 0014 0020 movs r0, #0 - 67 @ sp needed - 68 0016 7047 bx lr - 69 .L3: - 70 .align 2 - 71 .L2: - 72 0018 00100240 .word 1073876992 - 73 001c FFFFFFEF .word -268435457 - 74 .cfi_endproc - 75 .LFE76: - 77 .text - 78 .Letext0: - 79 .file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 80 .file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 81 .file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h" - 82 .file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h" - ARM GAS C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s page 15 - - -DEFINED SYMBOLS - *ABS*:00000000 stm32f0xx_ll_pwr.c -C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s:16 .text.LL_PWR_DeInit:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s:24 .text.LL_PWR_DeInit:00000000 LL_PWR_DeInit -C:\Users\144311\AppData\Local\Temp\ccLb9QSe.s:72 .text.LL_PWR_DeInit:00000018 $d - -NO UNDEFINED SYMBOLS diff --git a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_rcc.lst b/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_rcc.lst deleted file mode 100644 index 1840844..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_rcc.lst +++ /dev/null @@ -1,3988 +0,0 @@ -ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 1 - - - 1 .cpu cortex-m0 - 2 .eabi_attribute 20, 1 - 3 .eabi_attribute 21, 1 - 4 .eabi_attribute 23, 3 - 5 .eabi_attribute 24, 1 - 6 .eabi_attribute 25, 1 - 7 .eabi_attribute 26, 1 - 8 .eabi_attribute 30, 1 - 9 .eabi_attribute 34, 0 - 10 .eabi_attribute 18, 4 - 11 .file "stm32f0xx_ll_rcc.c" - 12 .text - 13 .Ltext0: - 14 .cfi_sections .debug_frame - 15 .section .text.LL_RCC_DeInit,"ax",%progbits - 16 .align 1 - 17 .global LL_RCC_DeInit - 18 .arch armv6s-m - 19 .syntax unified - 20 .code 16 - 21 .thumb_func - 22 .fpu softvfp - 24 LL_RCC_DeInit: - 25 .LFB151: - 26 .file 1 "Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c" - 1:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @file stm32f0xx_ll_rcc.c - 4:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief RCC LL module driver. - 6:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - 9:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - 12:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - 17:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 20:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(USE_FULL_LL_DRIVER) - 21:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 22:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Includes ------------------------------------------------------------------*/ - 23:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #include "stm32f0xx_ll_rcc.h" - 24:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #ifdef USE_FULL_ASSERT - 25:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #include "stm32_assert.h" - 26:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #else - 27:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #define assert_param(expr) ((void)0U) - 28:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* USE_FULL_ASSERT */ - 29:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** @addtogroup STM32F0xx_LL_Driver - 30:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @{ - 31:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 32:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 2 - - - 33:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC) - 34:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 35:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** @defgroup RCC_LL RCC - 36:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @{ - 37:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 38:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 39:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Private types -------------------------------------------------------------*/ - 40:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Private variables ---------------------------------------------------------*/ - 41:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 42:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Private constants ---------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Private macros ------------------------------------------------------------*/ - 44:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** @addtogroup RCC_LL_Private_Macros - 45:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @{ - 46:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 47:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_CFGR3_USART2SW) && defined(RCC_CFGR3_USART3SW) - 48:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \ - 49:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE) \ - 50:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** || ((__VALUE__) == LL_RCC_USART3_CLKSOURCE)) - 51:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #elif defined(RCC_CFGR3_USART2SW) && !defined(RCC_CFGR3_USART3SW) - 52:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \ - 53:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE)) - 54:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #elif defined(RCC_CFGR3_USART3SW) && !defined(RCC_CFGR3_USART2SW) - 55:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \ - 56:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** || ((__VALUE__) == LL_RCC_USART3_CLKSOURCE)) - 57:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #else - 58:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USART1_CLKSOURCE)) - 59:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_CFGR3_USART2SW && RCC_CFGR3_USART3SW */ - 60:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 61:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__) ((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) - 62:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 63:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(USB) - 64:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #define IS_LL_RCC_USB_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USB_CLKSOURCE)) - 65:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* USB */ - 66:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 67:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(CEC) - 68:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #define IS_LL_RCC_CEC_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_CEC_CLKSOURCE)) - 69:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* CEC */ - 70:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 71:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 72:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @} - 73:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 74:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 75:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Private function prototypes -----------------------------------------------*/ - 76:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** @defgroup RCC_LL_Private_Functions RCC Private functions - 77:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @{ - 78:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 79:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t RCC_GetSystemClockFreq(void); - 80:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency); - 81:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency); - 82:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_SYS(void); - 83:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 84:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @} - 85:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 86:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 87:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 88:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Exported functions --------------------------------------------------------*/ - 89:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** @addtogroup RCC_LL_Exported_Functions - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 3 - - - 90:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @{ - 91:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 92:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 93:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** @addtogroup RCC_LL_EF_Init - 94:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @{ - 95:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 96:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 97:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 98:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Reset the RCC clock configuration to the default reset state. - 99:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note The default reset state of the clock configuration is given below: - 100:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - HSI ON and used as system clock source - 101:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - HSE and PLL OFF - 102:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - AHB and APB1 prescaler set to 1. - 103:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - CSS, MCO OFF - 104:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - All interrupts disabled - 105:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note This function doesn't modify the configuration of the - 106:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - Peripheral clocks - 107:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - LSI, LSE and RTC clocks - 108:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval An ErrorStatus enumeration value: - 109:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - SUCCESS: RCC registers are de-initialized - 110:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - ERROR: not applicable - 111:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 112:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** ErrorStatus LL_RCC_DeInit(void) - 113:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 27 .loc 1 113 1 view -0 - 28 .cfi_startproc - 29 @ args = 0, pretend = 0, frame = 8 - 30 @ frame_needed = 0, uses_anonymous_args = 0 - 31 @ link register save eliminated. - 32 0000 82B0 sub sp, sp, #8 - 33 .LCFI0: - 34 .cfi_def_cfa_offset 8 - 114:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** __IO uint32_t vl_mask; - 35 .loc 1 114 3 view .LVU1 - 115:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 116:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Set HSION bit */ - 117:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_HSI_Enable(); - 36 .loc 1 117 3 view .LVU2 - 37 .LBB58: - 38 .LBI58: - 39 .file 2 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @file stm32f0xx_ll_rcc.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Header file of RCC LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 4 - - - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #ifndef __STM32F0xx_LL_RCC_H - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __STM32F0xx_LL_RCC_H - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #ifdef __cplusplus - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** extern "C" { - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/ - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #include "stm32f0xx.h" - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @addtogroup STM32F0xx_LL_Driver - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC) - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/ - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/ - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Defines used for the bit position in the register and perform offsets*/ - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HPRE (uint32_t)4U /*!< field position in register RCC_CFGR */ - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_PPRE1 (uint32_t)8U /*!< field position in register RCC_CFGR */ - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_PLLMUL (uint32_t)18U /*!< field position in register RCC_CFGR */ - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSICAL (uint32_t)8U /*!< field position in register RCC_CR */ - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSITRIM (uint32_t)3U /*!< field position in register RCC_CR */ - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI14TRIM (uint32_t)3U /*!< field position in register RCC_CR2 */ - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI14CAL (uint32_t)8U /*!< field position in register RCC_CR2 */ - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI48CAL (uint32_t)24U /*!< field position in register RCC_CR2 */ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART1SW (uint32_t)0U /*!< field position in register RCC_CFGR3 */ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART2SW (uint32_t)16U /*!< field position in register RCC_CFGR3 */ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART3SW (uint32_t)18U /*!< field position in register RCC_CFGR3 */ - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/ - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 5 - - - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/ - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/ - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief RCC Clocks Frequency Structure - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** typedef struct - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t SYSCLK_Frequency; /*!< SYSCLK clock frequency */ - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t HCLK_Frequency; /*!< HCLK clock frequency */ - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t PCLK1_Frequency; /*!< PCLK1 clock frequency */ - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef; - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */ - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/ - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Defines used to adapt values of different oscillators - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note These values could be modified in the user environment according to - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HW set-up. - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSE_VALUE) - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSE_VALUE 8000000U /*!< Value of the HSE oscillator in Hz */ - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSE_VALUE */ - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSI_VALUE) - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSI_VALUE 8000000U /*!< Value of the HSI oscillator in Hz */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSI_VALUE */ - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (LSE_VALUE) - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LSE_VALUE 32768U /*!< Value of the LSE oscillator in Hz */ - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* LSE_VALUE */ - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (LSI_VALUE) - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LSI_VALUE 32000U /*!< Value of the LSI oscillator in Hz */ - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* LSI_VALUE */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 6 - - - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSI48_VALUE) - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSI48_VALUE 48000000U /*!< Value of the HSI48 oscillator in Hz */ - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSI48_VALUE */ - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Flags defines which can be used with LL_RCC_WriteReg function - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC /*!< LSI Ready Interrupt Clear */ - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC RCC_CIR_LSERDYC /*!< LSE Ready Interrupt Clear */ - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC /*!< HSI Ready Interrupt Clear */ - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC RCC_CIR_HSERDYC /*!< HSE Ready Interrupt Clear */ - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC /*!< PLL Ready Interrupt Clear */ - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYC RCC_CIR_HSI14RDYC /*!< HSI14 Ready Interrupt Clear */ - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYC RCC_CIR_HSI48RDYC /*!< HSI48 Ready Interrupt Clear */ - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC RCC_CIR_CSSC /*!< Clock Security System Interrupt - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Flags defines which can be used with LL_RCC_ReadReg function - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF /*!< LSI Ready Interrupt flag */ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF RCC_CIR_LSERDYF /*!< LSE Ready Interrupt flag */ - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF /*!< HSI Ready Interrupt flag */ - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF RCC_CIR_HSERDYF /*!< HSE Ready Interrupt flag */ - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF /*!< PLL Ready Interrupt flag */ - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYF RCC_CIR_HSI14RDYF /*!< HSI14 Ready Interrupt flag */ - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYF RCC_CIR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF RCC_CIR_CSSF /*!< Clock Security System Interrupt f - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF /*!< OBL reset flag */ - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF RCC_CSR_PINRSTF /*!< PIN reset flag */ - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF RCC_CSR_PORRSTF /*!< POR/PDR reset flag */ - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF /*!< Software Reset flag */ - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF /*!< Independent Watchdog reset f - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF /*!< Window watchdog reset flag * - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF /*!< Low-Power reset flag */ - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CSR_V18PWRRSTF) - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_V18PWRRSTF RCC_CSR_V18PWRRSTF /*!< Reset flag of the 1.8 V doma - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CSR_V18PWRRSTF */ - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief IT defines which can be used with LL_RCC_ReadReg and LL_RCC_WriteReg functions - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 7 - - - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE /*!< LSI Ready Interrupt Enable */ - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE /*!< LSE Ready Interrupt Enable */ - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE /*!< HSI Ready Interrupt Enable */ - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE /*!< HSE Ready Interrupt Enable */ - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE /*!< PLL Ready Interrupt Enable */ - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYIE RCC_CIR_HSI14RDYIE /*!< HSI14 Ready Interrupt Enable * - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYIE RCC_CIR_HSI48RDYIE /*!< HSI48 Ready Interrupt Enable * - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE LSE oscillator drive capability - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW ((uint32_t)0x00000000U) /*!< Xtal mode lower driving cap - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium low driving capa - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium high driving cap - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< Xtal mode higher driving capabili - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE System clock switch - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI RCC_CFGR_SW_HSI /*!< HSI selection as system clock */ - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE RCC_CFGR_SW_HSE /*!< HSE selection as system clock */ - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL RCC_CFGR_SW_PLL /*!< PLL selection as system clock */ - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SW_HSI48) - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI48 RCC_CFGR_SW_HSI48 /*!< HSI48 selection as system clock - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SW_HSI48 */ - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS System clock switch status - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI /*!< HSI used as system clock */ - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE /*!< HSE used as system clock */ - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL RCC_CFGR_SWS_PLL /*!< PLL used as system clock */ - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SWS_HSI48) - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 RCC_CFGR_SWS_HSI48 /*!< HSI48 used as system clock */ - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SWS_HSI48 */ - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV AHB prescaler - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2 RCC_CFGR_HPRE_DIV2 /*!< SYSCLK divided by 2 */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 8 - - - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */ - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */ - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16 RCC_CFGR_HPRE_DIV16 /*!< SYSCLK divided by 16 */ - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64 RCC_CFGR_HPRE_DIV64 /*!< SYSCLK divided by 64 */ - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128 RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */ - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */ - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512 RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */ - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV APB low-speed prescaler (APB1) - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE_DIV1 /*!< HCLK not divided */ - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE_DIV2 /*!< HCLK divided by 2 */ - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE_DIV4 /*!< HCLK divided by 4 */ - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE_DIV8 /*!< HCLK divided by 8 */ - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16 RCC_CFGR_PPRE_DIV16 /*!< HCLK divided by 16 */ - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE MCO1 SOURCE selection - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK /*!< MCO output disabled, n - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI14 RCC_CFGR_MCOSEL_HSI14 /*!< HSI14 oscillator clock - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_SYSCLK /*!< SYSCLK selection as MC - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI RCC_CFGR_MCOSEL_HSI /*!< HSI selection as MCO s - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_HSE /*!< HSE selection as MCO s - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI RCC_CFGR_MCOSEL_LSI /*!< LSI selection as MCO s - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE RCC_CFGR_MCOSEL_LSE /*!< LSE selection as MCO s - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOSEL_HSI48) - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCOSEL_HSI48 /*!< HSI48 selection as MCO - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOSEL_HSI48 */ - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2 RCC_CFGR_MCOSEL_PLL_DIV2 /*!< PLL clock divided by 2 - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV) - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) /*!< PLL - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */ - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV MCO1 prescaler - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1 ((uint32_t)0x00000000U)/*!< MCO Clock divided by 1 */ - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE) - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO Clock divided by 2 */ - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO Clock divided by 4 */ - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO Clock divided by 8 */ - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */ - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32 RCC_CFGR_MCOPRE_DIV32 /*!< MCO Clock divided by 32 */ - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64 RCC_CFGR_MCOPRE_DIV64 /*!< MCO Clock divided by 64 */ - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128 RCC_CFGR_MCOPRE_DIV128 /*!< MCO Clock divided by 128 */ - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 9 - - - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO 0x00000000U /*!< No clock enabled for the periphera - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA 0xFFFFFFFFU /*!< Frequency cannot be provided as ex - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */ - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW) - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */ - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW) - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */ - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI RCC_CFGR3_I2C1SW_HSI /*!< HSI oscillator clock used a - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK RCC_CFGR3_I2C1SW_SYSCLK /*!< System clock selected as I2 - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV244 RCC_CFGR3_CECSW_HSI_DIV244 /*!< HSI clock divided by 244 - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE RCC_CFGR3_CECSW_LSE /*!< LSE clock selected as HD - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 10 - - - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USBSW_HSI48) - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48 RCC_CFGR3_USBSW_HSI48 /*!< HSI48 oscillator clock used - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_NONE ((uint32_t)0x00000000) /*!< USB Clock disabled */ - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /*RCC_CFGR3_USBSW_HSI48*/ - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL RCC_CFGR3_USBSW_PLLCLK /*!< PLL selected as USB clock s - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE RCC_POSITION_USART1SW /*!< USART1 Clock source selection - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW) - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE RCC_POSITION_USART2SW /*!< USART2 Clock source selection - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */ - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW) - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE RCC_POSITION_USART3SW /*!< USART3 Clock source selection - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */ - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE RCC_CFGR3_I2C1SW /*!< I2C1 Clock source selection */ - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE RCC_CFGR3_CECSW /*!< CEC Clock source selecti - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE RCC_CFGR3_USBSW /*!< USB Clock source selection - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 11 - - - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE RTC clock source selection - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RTC - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used a - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used a - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divide - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2 RCC_CFGR_PLLMUL2 /*!< PLL input clock*2 */ - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3 RCC_CFGR_PLLMUL3 /*!< PLL input clock*3 */ - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4 RCC_CFGR_PLLMUL4 /*!< PLL input clock*4 */ - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5 RCC_CFGR_PLLMUL5 /*!< PLL input clock*5 */ - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6 RCC_CFGR_PLLMUL6 /*!< PLL input clock*6 */ - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7 RCC_CFGR_PLLMUL7 /*!< PLL input clock*7 */ - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8 RCC_CFGR_PLLMUL8 /*!< PLL input clock*8 */ - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9 RCC_CFGR_PLLMUL9 /*!< PLL input clock*9 */ - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10 RCC_CFGR_PLLMUL10 /*!< PLL input clock*10 */ - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11 RCC_CFGR_PLLMUL11 /*!< PLL input clock*11 */ - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12 RCC_CFGR_PLLMUL12 /*!< PLL input clock*12 */ - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13 RCC_CFGR_PLLMUL13 /*!< PLL input clock*13 */ - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14 RCC_CFGR_PLLMUL14 /*!< PLL input clock*14 */ - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15 RCC_CFGR_PLLMUL15 /*!< PLL input clock*15 */ - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16 RCC_CFGR_PLLMUL16 /*!< PLL input clock*16 */ - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE 0x00000000U /*!< No cl - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE RCC_CFGR_PLLSRC_HSE_PREDIV /*!< HSE/P - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI RCC_CFGR_PLLSRC_HSI_PREDIV /*!< HSI/P - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SW_HSI48) - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI48 RCC_CFGR_PLLSRC_HSI48_PREDIV /*!< HSI48 - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SW_HSI48 */ - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2 RCC_CFGR_PLLSRC_HSI_DIV2 /*!< HSI c - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1) - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2) - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3) - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4) - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5) - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6) - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7) - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8) - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 12 - - - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10) - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11) - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12) - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13) - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14) - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15) - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16) - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1 RCC_CFGR2_PREDIV_DIV1 /*!< PREDIV input clock not divi - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2 RCC_CFGR2_PREDIV_DIV2 /*!< PREDIV input clock divided - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3 RCC_CFGR2_PREDIV_DIV3 /*!< PREDIV input clock divided - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4 RCC_CFGR2_PREDIV_DIV4 /*!< PREDIV input clock divided - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5 RCC_CFGR2_PREDIV_DIV5 /*!< PREDIV input clock divided - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6 RCC_CFGR2_PREDIV_DIV6 /*!< PREDIV input clock divided - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7 RCC_CFGR2_PREDIV_DIV7 /*!< PREDIV input clock divided - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8 RCC_CFGR2_PREDIV_DIV8 /*!< PREDIV input clock divided - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9 RCC_CFGR2_PREDIV_DIV9 /*!< PREDIV input clock divided - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10 RCC_CFGR2_PREDIV_DIV10 /*!< PREDIV input clock divided - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11 RCC_CFGR2_PREDIV_DIV11 /*!< PREDIV input clock divided - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12 RCC_CFGR2_PREDIV_DIV12 /*!< PREDIV input clock divided - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13 RCC_CFGR2_PREDIV_DIV13 /*!< PREDIV input clock divided - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14 RCC_CFGR2_PREDIV_DIV14 /*!< PREDIV input clock divided - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15 RCC_CFGR2_PREDIV_DIV15 /*!< PREDIV input clock divided - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16 RCC_CFGR2_PREDIV_DIV16 /*!< PREDIV input clock divided - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/ - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Write a value in RCC register - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __REG__ Register to be written - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __VALUE__ Value to be written in the register - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__)) - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 13 - - - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Read a value in RCC register - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __REG__ Register to be read - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Register value - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__) - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PLLCLK frequency - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetMultiplicator() - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * , @ref LL_RCC_PLL_GetPrediv()); - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI/HSI48) - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLMUL__ This parameter can be one of the following values: - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLPREDIV__ This parameter can be one of the following values: - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_1 - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_2 - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_3 - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_4 - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_5 - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_6 - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_7 - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_8 - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_9 - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_10 - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_11 - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_12 - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_13 - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_14 - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_15 - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_16 - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PLL clock frequency (in Hz) - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \ - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** (((__INPUTFREQ__) / ((((__PLLPREDIV__) & RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) & RC - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 14 - - - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PLLCLK frequency - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv / HSI div 2) - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLMUL__ This parameter can be one of the following values: - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PLL clock frequency (in Hz) - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \ - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U)) - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the HCLK frequency - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler()) - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK) - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __AHBPRESCALER__ This parameter can be one of the following values: - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_1 - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_2 - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_4 - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_8 - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_16 - 624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_64 - 625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_128 - 626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_256 - 627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_512 - 628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval HCLK clock frequency (in Hz) - 629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl - 631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PCLK1 frequency (ABP1) - 634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler - 635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler()) - 636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __HCLKFREQ__ HCLK frequency - 637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __APB1PRESCALER__ This parameter can be one of the following values: - 638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_1 - 639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_2 - 640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_4 - 641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_8 - 642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_16 - 643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PCLK1 clock frequency (in Hz) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 15 - - - 644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[ - 646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/ - 656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions - 657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE - 661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable the Clock Security System. - 666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR CSSON LL_RCC_HSE_EnableCSS - 667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void) - 670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_CSSON); - 672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable the Clock Security System. - 676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Cannot be disabled in HSE is ready (only by hardware) - 677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR CSSON LL_RCC_HSE_DisableCSS - 678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void) - 681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_CSSON); - 683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSE external oscillator (HSE Bypass) - 687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass - 688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void) - 691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSEBYP); - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSE external oscillator (HSE Bypass) - 697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass - 698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void) - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 16 - - - 701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); - 703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSE crystal oscillator (HSE ON) - 707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEON LL_RCC_HSE_Enable - 708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void) - 711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSEON); - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSE crystal oscillator (HSE ON) - 717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEON LL_RCC_HSE_Disable - 718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void) - 721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSEON); - 723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSE oscillator Ready - 727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSERDY LL_RCC_HSE_IsReady - 728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void) - 731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)); - 733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI - 740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI oscillator - 745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSION LL_RCC_HSI_Enable - 746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void) - 40 .loc 2 748 22 view .LVU3 - 41 .LBB59: - 749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSION); - 42 .loc 2 750 3 view .LVU4 - 43 0002 2A4A ldr r2, .L5 - 44 0004 1368 ldr r3, [r2] - 45 0006 0121 movs r1, #1 - 46 0008 0B43 orrs r3, r1 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 17 - - - 47 000a 1360 str r3, [r2] - 48 .L2: - 49 .LBE59: - 50 .LBE58: - 118:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 119:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Wait for HSI READY bit */ - 120:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** while(LL_RCC_HSI_IsReady() != 1U) - 121:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - 51 .loc 1 121 4 discriminator 1 view .LVU5 - 120:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - 52 .loc 1 120 8 discriminator 1 view .LVU6 - 53 .LBB60: - 54 .LBI60: - 751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI oscillator - 755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSION LL_RCC_HSI_Disable - 756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void) - 759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSION); - 761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI clock is ready - 765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSIRDY LL_RCC_HSI_IsReady - 766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) - 55 .loc 2 768 26 discriminator 1 view .LVU7 - 56 .LBB61: - 769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)); - 57 .loc 2 770 3 discriminator 1 view .LVU8 - 58 .loc 2 770 11 is_stmt 0 discriminator 1 view .LVU9 - 59 000c 274B ldr r3, .L5 - 60 000e 1B68 ldr r3, [r3] - 61 .LBE61: - 62 .LBE60: - 120:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - 63 .loc 1 120 8 discriminator 1 view .LVU10 - 64 0010 9B07 lsls r3, r3, #30 - 65 0012 FBD5 bpl .L2 - 122:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 123:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Set HSITRIM bits to the reset value*/ - 124:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_HSI_SetCalibTrimming(0x10U); - 66 .loc 1 124 3 is_stmt 1 view .LVU11 - 67 .LVL0: - 68 .LBB62: - 69 .LBI62: - 771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI Calibration value - 775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note When HSITRIM is written, HSICAL is updated with the sum of - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 18 - - - 776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HSITRIM and the factory trim value - 777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSICAL LL_RCC_HSI_GetCalibration - 778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0xFF - 779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void) - 781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos); - 783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set HSI Calibration trimming - 787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note user-programmable trimming value that is added to the HSICAL - 788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Default value is 16, which, when added to the HSICAL value, - 789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * should trim the HSI to 16 MHz +/- 1 % - 790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSITRIM LL_RCC_HSI_SetCalibTrimming - 791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Value between Min_Data = 0x00 and Max_Data = 0x1F - 792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 794:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) - 70 .loc 2 794 22 view .LVU12 - 71 .LBB63: - 795:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 796:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos); - 72 .loc 2 796 3 view .LVU13 - 73 0014 254A ldr r2, .L5 - 74 0016 1368 ldr r3, [r2] - 75 0018 F821 movs r1, #248 - 76 001a 8B43 bics r3, r1 - 77 001c 7839 subs r1, r1, #120 - 78 001e 0B43 orrs r3, r1 - 79 0020 1360 str r3, [r2] - 80 .LVL1: - 81 .loc 2 796 3 is_stmt 0 view .LVU14 - 82 .LBE63: - 83 .LBE62: - 125:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 126:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Reset SW, HPRE, PPRE and MCOSEL bits */ - 127:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** vl_mask = 0xFFFFFFFFU; - 84 .loc 1 127 3 is_stmt 1 view .LVU15 - 85 .loc 1 127 11 is_stmt 0 view .LVU16 - 86 0022 0123 movs r3, #1 - 87 0024 5B42 rsbs r3, r3, #0 - 88 0026 0193 str r3, [sp, #4] - 128:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** CLEAR_BIT(vl_mask, (RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE | RCC_CFGR_MCOSEL)); - 89 .loc 1 128 3 is_stmt 1 view .LVU17 - 90 0028 019B ldr r3, [sp, #4] - 91 002a 2149 ldr r1, .L5+4 - 92 002c 0B40 ands r3, r1 - 93 002e 0193 str r3, [sp, #4] - 129:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 130:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Write new value in CFGR register */ - 131:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_WriteReg(CFGR, vl_mask); - 94 .loc 1 131 3 view .LVU18 - 95 0030 019B ldr r3, [sp, #4] - 96 0032 5360 str r3, [r2, #4] - 132:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 133:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Wait till system clock source is ready */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 19 - - - 134:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) - 97 .loc 1 134 3 view .LVU19 - 98 .L3: - 135:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - 99 .loc 1 135 4 discriminator 1 view .LVU20 - 134:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - 100 .loc 1 134 8 discriminator 1 view .LVU21 - 101 .LBB64: - 102 .LBI64: - 797:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 798:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 799:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 800:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI Calibration trimming - 801:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSITRIM LL_RCC_HSI_GetCalibTrimming - 802:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 803:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 804:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void) - 805:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 806:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos); - 807:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 808:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 809:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 810:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 811:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 812:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 813:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 814:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48 - 815:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 816:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 817:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 818:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 819:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI48 - 820:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48ON LL_RCC_HSI48_Enable - 821:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 822:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 823:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void) - 824:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 825:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI48ON); - 826:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 827:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 828:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 829:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI48 - 830:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48ON LL_RCC_HSI48_Disable - 831:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 832:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 833:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void) - 834:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 835:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI48ON); - 836:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 837:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 838:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 839:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI48 oscillator Ready - 840:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48RDY LL_RCC_HSI48_IsReady - 841:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 842:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void) - 844:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 20 - - - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR2, RCC_CR2_HSI48RDY) == (RCC_CR2_HSI48RDY)); - 846:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 847:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 848:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 849:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI48 Calibration value - 850:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48CAL LL_RCC_HSI48_GetCalibration - 851:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0xFF - 852:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 853:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void) - 854:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 855:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI48CAL) >> RCC_POSITION_HSI48CAL); - 856:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 857:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 858:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 859:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 860:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 861:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 862:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 863:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 864:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI14 HSI14 - 865:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 866:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 867:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 868:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 869:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI14 - 870:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14ON LL_RCC_HSI14_Enable - 871:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 872:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 873:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_Enable(void) - 874:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 875:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI14ON); - 876:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 877:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 878:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 879:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI14 - 880:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14ON LL_RCC_HSI14_Disable - 881:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 882:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 883:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_Disable(void) - 884:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 885:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14ON); - 886:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 887:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 888:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 889:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI14 oscillator Ready - 890:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14RDY LL_RCC_HSI14_IsReady - 891:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 892:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 893:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_IsReady(void) - 894:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 895:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR2, RCC_CR2_HSI14RDY) == (RCC_CR2_HSI14RDY)); - 896:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 897:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 898:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 899:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief ADC interface can turn on the HSI14 oscillator - 900:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14DIS LL_RCC_HSI14_EnableADCControl - 901:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 21 - - - 902:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 903:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_EnableADCControl(void) - 904:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 905:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14DIS); - 906:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 907:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 908:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 909:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief ADC interface can not turn on the HSI14 oscillator - 910:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14DIS LL_RCC_HSI14_DisableADCControl - 911:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 912:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 913:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_DisableADCControl(void) - 914:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 915:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI14DIS); - 916:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 917:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 918:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 919:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set HSI14 Calibration trimming - 920:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note user-programmable trimming value that is added to the HSI14CAL - 921:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Default value is 16, which, when added to the HSI14CAL value, - 922:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * should trim the HSI14 to 14 MHz +/- 1 % - 923:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14TRIM LL_RCC_HSI14_SetCalibTrimming - 924:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Value between Min_Data = 0x00 and Max_Data = 0xFF - 925:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 926:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 927:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_SetCalibTrimming(uint32_t Value) - 928:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 929:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CR2, RCC_CR2_HSI14TRIM, Value << RCC_POSITION_HSI14TRIM); - 930:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 931:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 932:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 933:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI14 Calibration value - 934:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note When HSI14TRIM is written, HSI14CAL is updated with the sum of - 935:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HSI14TRIM and the factory trim value - 936:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14TRIM LL_RCC_HSI14_GetCalibTrimming - 937:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 938:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 939:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibTrimming(void) - 940:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 941:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI14TRIM) >> RCC_POSITION_HSI14TRIM); - 942:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 943:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 944:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 945:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI14 Calibration trimming - 946:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14CAL LL_RCC_HSI14_GetCalibration - 947:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 948:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 949:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibration(void) - 950:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 951:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI14CAL) >> RCC_POSITION_HSI14CAL); - 952:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 953:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 954:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 955:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 956:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 957:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 958:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 22 - - - 959:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 960:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 961:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 962:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 963:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable Low Speed External (LSE) crystal. - 964:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEON LL_RCC_LSE_Enable - 965:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 966:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 967:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void) - 968:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 969:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); - 970:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 971:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 972:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 973:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable Low Speed External (LSE) crystal. - 974:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEON LL_RCC_LSE_Disable - 975:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 976:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 977:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void) - 978:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 979:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); - 980:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 981:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 982:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 983:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable external clock source (LSE bypass). - 984:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass - 985:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 986:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 987:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void) - 988:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 989:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); - 990:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 991:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 992:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 993:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable external clock source (LSE bypass). - 994:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass - 995:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 996:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 997:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void) - 998:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 999:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); -1000:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1001:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1002:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1003:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set LSE oscillator drive capability -1004:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note The oscillator is in Xtal mode when it is not in bypass mode. -1005:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEDRV LL_RCC_LSE_SetDriveCapability -1006:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param LSEDrive This parameter can be one of the following values: -1007:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_LOW -1008:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW -1009:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH -1010:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_HIGH -1011:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1012:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1013:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) -1014:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1015:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 23 - - -1016:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1017:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1018:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1019:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get LSE oscillator drive capability -1020:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability -1021:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1022:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_LOW -1023:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW -1024:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH -1025:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_HIGH -1026:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1027:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void) -1028:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1029:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV)); -1030:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1031:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1032:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1033:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if LSE oscillator Ready -1034:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady -1035:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1036:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1037:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) -1038:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)); -1040:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1041:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1042:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1043:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1044:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1045:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1046:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI -1047:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1048:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1049:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1050:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1051:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable LSI Oscillator -1052:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSION LL_RCC_LSI_Enable -1053:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1054:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1055:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void) -1056:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1057:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CSR, RCC_CSR_LSION); -1058:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1059:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1060:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1061:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable LSI Oscillator -1062:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSION LL_RCC_LSI_Disable -1063:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1064:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1065:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void) -1066:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1067:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CSR, RCC_CSR_LSION); -1068:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1069:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1070:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1071:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if LSI is Ready -1072:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 24 - - -1073:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1074:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1075:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void) -1076:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1077:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)); -1078:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1079:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1080:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1081:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1082:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1083:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1084:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System -1085:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1086:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1087:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1088:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1089:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure the system clock source -1090:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR SW LL_RCC_SetSysClkSource -1091:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Source This parameter can be one of the following values: -1092:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI -1093:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE -1094:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL -1095:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI48 (*) -1096:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1097:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1098:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1099:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) -1101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); -1103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get the system clock source -1107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR SWS LL_RCC_GetSysClkSource -1108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI -1110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE -1111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL -1112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*) -1113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) - 103 .loc 2 1116 26 discriminator 1 view .LVU22 - 104 .LBB65: -1117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); - 105 .loc 2 1118 3 discriminator 1 view .LVU23 - 106 .loc 2 1118 21 is_stmt 0 discriminator 1 view .LVU24 - 107 0034 1D4B ldr r3, .L5 - 108 0036 5B68 ldr r3, [r3, #4] - 109 .loc 2 1118 10 discriminator 1 view .LVU25 - 110 0038 0C22 movs r2, #12 - 111 .LBE65: - 112 .LBE64: - 134:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 25 - - - 113 .loc 1 134 8 discriminator 1 view .LVU26 - 114 003a 1A42 tst r2, r3 - 115 003c FAD1 bne .L3 - 136:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 137:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Read CR register */ - 138:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** vl_mask = LL_RCC_ReadReg(CR); - 116 .loc 1 138 3 is_stmt 1 view .LVU27 - 117 .loc 1 138 13 is_stmt 0 view .LVU28 - 118 003e 1B4A ldr r2, .L5 - 119 0040 1368 ldr r3, [r2] - 120 .loc 1 138 11 view .LVU29 - 121 0042 0193 str r3, [sp, #4] - 139:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 140:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Reset HSEON, CSSON, PLLON bits */ - 141:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** CLEAR_BIT(vl_mask, (RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON)); - 122 .loc 1 141 3 is_stmt 1 view .LVU30 - 123 0044 019B ldr r3, [sp, #4] - 124 0046 1B49 ldr r1, .L5+8 - 125 0048 0B40 ands r3, r1 - 126 004a 0193 str r3, [sp, #4] - 142:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 143:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Write new value in CR register */ - 144:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_WriteReg(CR, vl_mask); - 127 .loc 1 144 3 view .LVU31 - 128 004c 019B ldr r3, [sp, #4] - 129 004e 1360 str r3, [r2] - 145:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 146:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Wait for PLL READY bit to be reset */ - 147:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** while(LL_RCC_PLL_IsReady() != 0U) - 130 .loc 1 147 3 view .LVU32 - 131 .L4: - 148:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - 132 .loc 1 148 4 discriminator 1 view .LVU33 - 147:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - 133 .loc 1 147 8 discriminator 1 view .LVU34 - 134 .LBB66: - 135 .LBI66: -1119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set AHB prescaler -1123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler -1124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Prescaler This parameter can be one of the following values: -1125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_1 -1126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_2 -1127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_4 -1128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_8 -1129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_16 -1130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_64 -1131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_128 -1132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_256 -1133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_512 -1134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) -1137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler); - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 26 - - -1139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set APB1 prescaler -1143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PPRE LL_RCC_SetAPB1Prescaler -1144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Prescaler This parameter can be one of the following values: -1145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_1 -1146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_2 -1147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_4 -1148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_8 -1149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_16 -1150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) -1153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler); -1155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get AHB prescaler -1159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler -1160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_1 -1162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_2 -1163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_4 -1164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_8 -1165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_16 -1166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_64 -1167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_128 -1168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_256 -1169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_512 -1170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) -1172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)); -1174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get APB1 prescaler -1178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PPRE LL_RCC_GetAPB1Prescaler -1179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_1 -1181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_2 -1182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_4 -1183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_8 -1184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_16 -1185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) -1187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE)); -1189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 27 - - -1196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure MCOx -1201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR MCO LL_RCC_ConfigMCO\n -1202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR MCOPRE LL_RCC_ConfigMCO\n -1203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR PLLNODIV LL_RCC_ConfigMCO -1204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param MCOxSource This parameter can be one of the following values: -1205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK -1206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_HSI14 -1207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_SYSCLK -1208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_HSI -1209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_HSE -1210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_LSI -1211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_LSE -1212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*) -1213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK (*) -1214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2 -1215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param MCOxPrescaler This parameter can be one of the following values: -1218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_1 -1219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_2 (*) -1220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_4 (*) -1221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_8 (*) -1222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_16 (*) -1223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_32 (*) -1224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_64 (*) -1225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_128 (*) -1226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler) -1231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE) -1233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV) -1234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE | RCC_CFGR_PLLNODIV, MCOxSource | MCOxPre -1235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else -1236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler); -1237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */ -1238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else -1239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource); -1240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */ -1241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source -1248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure USARTx clock source - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 28 - - -1253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 USART1SW LL_RCC_SetUSARTClockSource\n -1254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR3 USART2SW LL_RCC_SetUSARTClockSource\n -1255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR3 USART3SW LL_RCC_SetUSARTClockSource -1256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param USARTxSource This parameter can be one of the following values: -1257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 -1258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK -1259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE -1260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI -1261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*) -1262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*) -1263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*) -1264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*) -1265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) -1266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) -1267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) -1268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) -1269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource) -1274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource & 0xFF000000U) >> 24U)), (USARTxSou -1276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure I2Cx clock source -1280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 I2C1SW LL_RCC_SetI2CClockSource -1281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param I2CxSource This parameter can be one of the following values: -1282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI -1283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK -1284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource) -1287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR3, RCC_CFGR3_I2C1SW, I2CxSource); -1289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) -1292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure CEC clock source -1294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 CECSW LL_RCC_SetCECClockSource -1295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param CECxSource This parameter can be one of the following values: -1296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244 -1297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE -1298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource) -1301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR3, RCC_CFGR3_CECSW, CECxSource); -1303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ -1305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) -1307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure USB clock source -1309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 USBSW LL_RCC_SetUSBClockSource - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 29 - - -1310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param USBxSource This parameter can be one of the following values: -1311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*) -1312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*) -1313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_PLL -1314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource) -1319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR3, RCC_CFGR3_USBSW, USBxSource); -1321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ -1323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get USARTx clock source -1326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 USART1SW LL_RCC_GetUSARTClockSource\n -1327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR3 USART2SW LL_RCC_GetUSARTClockSource\n -1328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR3 USART3SW LL_RCC_GetUSARTClockSource -1329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param USARTx This parameter can be one of the following values: -1330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE -1331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE (*) -1332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE (*) -1333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 -1337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK -1338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE -1339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI -1340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*) -1341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*) -1342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*) -1343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*) -1344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) -1345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) -1346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) -1347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) -1348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx) -1352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U)); -1354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get I2Cx clock source -1358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 I2C1SW LL_RCC_GetI2CClockSource -1359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param I2Cx This parameter can be one of the following values: -1360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE -1361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI -1363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK -1364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx) -1366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 30 - - -1367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR3, I2Cx)); -1368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) -1371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get CEC clock source -1373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 CECSW LL_RCC_GetCECClockSource -1374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param CECx This parameter can be one of the following values: -1375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE -1376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244 -1378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE -1379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx) -1381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR3, CECx)); -1383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ -1385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) -1387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get USBx clock source -1389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 USBSW LL_RCC_GetUSBClockSource -1390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param USBx This parameter can be one of the following values: -1391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE -1392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*) -1394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*) -1395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_PLL -1396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx) -1400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR3, USBx)); -1402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ -1404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC -1410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set RTC Clock Source -1415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Once the RTC clock source has been selected, it cannot be changed any more unless -1416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * the Backup domain is reset. The BDRST bit can be used to reset them. -1417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCSEL LL_RCC_SetRTCClockSource -1418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Source This parameter can be one of the following values: -1419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE -1420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE -1421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI -1422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 -1423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 31 - - -1424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source) -1426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source); -1428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get RTC Clock Source -1432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource -1433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE -1435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE -1436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI -1437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 -1438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void) -1440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)); -1442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable RTC -1446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCEN LL_RCC_EnableRTC -1447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void) -1450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN); -1452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable RTC -1456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCEN LL_RCC_DisableRTC -1457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void) -1460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN); -1462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RTC has been enabled or not -1466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC -1467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void) -1470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)); -1472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Force the Backup domain reset -1476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset -1477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void) -1480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 32 - - -1481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_BDRST); -1482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Release the Backup domain reset -1486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset -1487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void) -1490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST); -1492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL -1499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable PLL -1504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR PLLON LL_RCC_PLL_Enable -1505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void) -1508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_PLLON); -1510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable PLL -1514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Cannot be disabled if the PLL clock is used as the system clock -1515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR PLLON LL_RCC_PLL_Disable -1516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void) -1519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_PLLON); -1521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if PLL Ready -1525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR PLLRDY LL_RCC_PLL_IsReady -1526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void) - 136 .loc 2 1528 26 discriminator 1 view .LVU35 - 137 .LBB67: -1529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)); - 138 .loc 2 1530 3 discriminator 1 view .LVU36 - 139 .loc 2 1530 11 is_stmt 0 discriminator 1 view .LVU37 - 140 0050 164B ldr r3, .L5 - 141 0052 1B68 ldr r3, [r3] - 142 .LBE67: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 33 - - - 143 .LBE66: - 147:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** {} - 144 .loc 1 147 8 discriminator 1 view .LVU38 - 145 0054 9B01 lsls r3, r3, #6 - 146 0056 FBD4 bmi .L4 - 149:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 150:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Reset HSEBYP bit */ - 151:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_HSE_DisableBypass(); - 147 .loc 1 151 3 is_stmt 1 view .LVU39 - 148 .LBB68: - 149 .LBI68: - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 150 .loc 2 700 22 view .LVU40 - 151 .LBB69: - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 152 .loc 2 702 3 view .LVU41 - 153 0058 144B ldr r3, .L5 - 154 005a 1A68 ldr r2, [r3] - 155 005c 1649 ldr r1, .L5+12 - 156 005e 0A40 ands r2, r1 - 157 0060 1A60 str r2, [r3] - 158 .LBE69: - 159 .LBE68: - 152:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 153:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Reset CFGR register */ - 154:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_WriteReg(CFGR, 0x00000000U); - 160 .loc 1 154 3 view .LVU42 - 161 0062 0022 movs r2, #0 - 162 0064 5A60 str r2, [r3, #4] - 155:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 156:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_HSI48_SUPPORT) - 157:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Reset CR2 register */ - 158:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_WriteReg(CR2, 0x00000000U); - 163 .loc 1 158 3 view .LVU43 - 164 0066 5A63 str r2, [r3, #52] - 159:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 160:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Disable HSI48 */ - 161:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_HSI48_Disable(); - 165 .loc 1 161 3 view .LVU44 - 166 .LBB70: - 167 .LBI70: - 833:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 168 .loc 2 833 22 view .LVU45 - 169 .LBB71: - 835:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 170 .loc 2 835 3 view .LVU46 - 171 0068 596B ldr r1, [r3, #52] - 172 006a 1448 ldr r0, .L5+16 - 173 006c 0140 ands r1, r0 - 174 006e 5963 str r1, [r3, #52] - 175 .LBE71: - 176 .LBE70: - 162:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 163:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /*RCC_HSI48_SUPPORT*/ - 164:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Set HSI14TRIM/HSI14ON/HSI14DIS bits to the reset value*/ - 165:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_HSI14_SetCalibTrimming(0x10U); - 177 .loc 1 165 3 view .LVU47 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 34 - - - 178 .LVL2: - 179 .LBB72: - 180 .LBI72: - 927:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 181 .loc 2 927 22 view .LVU48 - 182 .LBB73: - 929:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 183 .loc 2 929 3 view .LVU49 - 184 0070 596B ldr r1, [r3, #52] - 185 0072 F820 movs r0, #248 - 186 0074 8143 bics r1, r0 - 187 0076 7838 subs r0, r0, #120 - 188 0078 0143 orrs r1, r0 - 189 007a 5963 str r1, [r3, #52] - 190 .LVL3: - 929:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 191 .loc 2 929 3 is_stmt 0 view .LVU50 - 192 .LBE73: - 193 .LBE72: - 166:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_HSI14_Disable(); - 194 .loc 1 166 3 is_stmt 1 view .LVU51 - 195 .LBB74: - 196 .LBI74: - 883:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 197 .loc 2 883 22 view .LVU52 - 198 .LBB75: - 885:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 199 .loc 2 885 3 view .LVU53 - 200 007c 596B ldr r1, [r3, #52] - 201 007e 7F38 subs r0, r0, #127 - 202 0080 8143 bics r1, r0 - 203 0082 5963 str r1, [r3, #52] - 204 .LBE75: - 205 .LBE74: - 167:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_HSI14_EnableADCControl(); - 206 .loc 1 167 3 view .LVU54 - 207 .LBB76: - 208 .LBI76: - 903:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 209 .loc 2 903 22 view .LVU55 - 210 .LBB77: - 905:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 211 .loc 2 905 3 view .LVU56 - 212 0084 596B ldr r1, [r3, #52] - 213 0086 0330 adds r0, r0, #3 - 214 0088 8143 bics r1, r0 - 215 008a 5963 str r1, [r3, #52] - 216 .LBE77: - 217 .LBE76: - 168:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 169:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Reset CFGR2 register */ - 170:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_WriteReg(CFGR2, 0x00000000U); - 218 .loc 1 170 3 view .LVU57 - 219 008c DA62 str r2, [r3, #44] - 171:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 172:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Reset CFGR3 register */ - 173:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_WriteReg(CFGR3, 0x00000000U); - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 35 - - - 220 .loc 1 173 3 view .LVU58 - 221 008e 1A63 str r2, [r3, #48] - 174:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 175:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Clear pending flags */ - 176:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_HSI48_SUPPORT) - 177:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** vl_mask = (LL_RCC_CIR_LSIRDYC | LL_RCC_CIR_LSERDYC | LL_RCC_CIR_HSIRDYC | LL_RCC_CIR_HSERDYC |\ - 222 .loc 1 177 3 view .LVU59 - 223 .loc 1 177 11 is_stmt 0 view .LVU60 - 224 0090 FF21 movs r1, #255 - 225 0092 0904 lsls r1, r1, #16 - 226 0094 0191 str r1, [sp, #4] - 178:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_CIR_PLLRDYC | LL_RCC_CIR_HSI14RDYC | LL_RCC_CIR_HSI48RDYC | LL_RCC_CIR_CSSC); - 179:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #else - 180:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** vl_mask = (LL_RCC_CIR_LSIRDYC | LL_RCC_CIR_LSERDYC | LL_RCC_CIR_HSIRDYC | LL_RCC_CIR_HSERDYC |\ - 181:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_CIR_PLLRDYC | LL_RCC_CIR_HSI14RDYC | LL_RCC_CIR_CSSC); - 182:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_HSI48_SUPPORT */ - 183:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 184:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Write new value in CIR register */ - 185:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_WriteReg(CIR, vl_mask); - 227 .loc 1 185 3 is_stmt 1 view .LVU61 - 228 0096 0199 ldr r1, [sp, #4] - 229 0098 9960 str r1, [r3, #8] - 186:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 187:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Disable all interrupts */ - 188:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_WriteReg(CIR, 0x00000000U); - 230 .loc 1 188 3 view .LVU62 - 231 009a 9A60 str r2, [r3, #8] - 189:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 190:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Clear reset flags */ - 191:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** LL_RCC_ClearResetFlags(); - 232 .loc 1 191 3 view .LVU63 - 233 .LBB78: - 234 .LBI78: -1531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) -1534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure PLL used for SYSCLK Domain -1536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS\n -1537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR PLLMUL LL_RCC_PLL_ConfigDomain_SYS\n -1538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR2 PREDIV LL_RCC_PLL_ConfigDomain_SYS -1539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Source This parameter can be one of the following values: -1540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI -1541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE -1542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI48 (*) -1543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param PLLMul This parameter can be one of the following values: -1546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 -1547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 -1548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 -1549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 -1550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 -1551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 -1552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 -1553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 -1554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 36 - - -1555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 -1556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 -1557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 -1558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 -1559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 -1560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 -1561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param PLLDiv This parameter can be one of the following values: -1562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_1 -1563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_2 -1564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_3 -1565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_4 -1566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_5 -1567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_6 -1568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_7 -1569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_8 -1570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_9 -1571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_10 -1572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_11 -1573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_12 -1574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_13 -1575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_14 -1576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_15 -1577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_16 -1578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv) -1581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul); -1583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv); -1584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else -1587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure PLL used for SYSCLK Domain -1590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS\n -1591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR PLLMUL LL_RCC_PLL_ConfigDomain_SYS\n -1592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR2 PREDIV LL_RCC_PLL_ConfigDomain_SYS -1593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Source This parameter can be one of the following values: -1594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2 -1595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_1 -1596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_2 -1597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_3 -1598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_4 -1599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_5 -1600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_6 -1601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_7 -1602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_8 -1603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_9 -1604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_10 -1605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_11 -1606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_12 -1607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_13 -1608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_14 -1609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_15 -1610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_16 -1611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param PLLMul This parameter can be one of the following values: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 37 - - -1612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 -1613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 -1614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 -1615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 -1616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 -1617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 -1618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 -1619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 -1620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 -1621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 -1622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 -1623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 -1624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 -1625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 -1626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 -1627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul) -1630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul); -1632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV)); -1633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ -1635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure PLL clock source -1638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PLLSRC LL_RCC_PLL_SetMainSource -1639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param PLLSource This parameter can be one of the following values: -1640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_NONE -1641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI (*) -1642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2 (*) -1643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE -1644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI48 (*) -1645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource) -1650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC, PLLSource); -1652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get the oscillator used as PLL clock source. -1656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PLLSRC LL_RCC_PLL_GetMainSource -1657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_NONE -1659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI (*) -1660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2 (*) -1661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE -1662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI48 (*) -1663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void) -1667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC)); - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 38 - - -1669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get PLL multiplication Factor -1673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PLLMUL LL_RCC_PLL_GetMultiplicator -1674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 -1676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 -1677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 -1678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 -1679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 -1680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 -1681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 -1682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 -1683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 -1684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 -1685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 -1686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 -1687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 -1688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 -1689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 -1690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void) -1692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL)); -1694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get PREDIV division factor for the main PLL -1698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note They can be written only when the PLL is disabled -1699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR2 PREDIV LL_RCC_PLL_GetPrediv -1700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_1 -1702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_2 -1703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_3 -1704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_4 -1705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_5 -1706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_6 -1707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_7 -1708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_8 -1709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_9 -1710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_10 -1711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_11 -1712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_12 -1713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_13 -1714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_14 -1715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_15 -1716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_16 -1717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void) -1719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV)); -1721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 39 - - -1726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_FLAG_Management FLAG Management -1728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Clear LSI ready interrupt flag -1733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR LSIRDYC LL_RCC_ClearFlag_LSIRDY -1734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void) -1737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC); -1739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Clear LSE ready interrupt flag -1743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR LSERDYC LL_RCC_ClearFlag_LSERDY -1744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void) -1747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CIR, RCC_CIR_LSERDYC); -1749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Clear HSI ready interrupt flag -1753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR HSIRDYC LL_RCC_ClearFlag_HSIRDY -1754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void) -1757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CIR, RCC_CIR_HSIRDYC); -1759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Clear HSE ready interrupt flag -1763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR HSERDYC LL_RCC_ClearFlag_HSERDY -1764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void) -1767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CIR, RCC_CIR_HSERDYC); -1769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Clear PLL ready interrupt flag -1773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR PLLRDYC LL_RCC_ClearFlag_PLLRDY -1774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void) -1777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CIR, RCC_CIR_PLLRDYC); -1779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Clear HSI14 ready interrupt flag - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 40 - - -1783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR HSI14RDYC LL_RCC_ClearFlag_HSI14RDY -1784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSI14RDY(void) -1787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CIR, RCC_CIR_HSI14RDYC); -1789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) -1792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Clear HSI48 ready interrupt flag -1794:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY -1795:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1796:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1797:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void) -1798:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1799:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CIR, RCC_CIR_HSI48RDYC); -1800:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1801:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ -1802:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1803:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1804:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Clear Clock security system interrupt flag -1805:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR CSSC LL_RCC_ClearFlag_HSECSS -1806:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1807:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1808:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void) -1809:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1810:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CIR, RCC_CIR_CSSC); -1811:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1812:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1813:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1814:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if LSI ready interrupt occurred or not -1815:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY -1816:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1817:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1818:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void) -1819:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1820:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CIR, RCC_CIR_LSIRDYF) == (RCC_CIR_LSIRDYF)); -1821:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1822:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1823:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1824:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if LSE ready interrupt occurred or not -1825:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR LSERDYF LL_RCC_IsActiveFlag_LSERDY -1826:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1827:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1828:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void) -1829:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1830:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CIR, RCC_CIR_LSERDYF) == (RCC_CIR_LSERDYF)); -1831:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1832:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1833:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1834:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI ready interrupt occurred or not -1835:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY -1836:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1837:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1838:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void) -1839:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 41 - - -1840:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CIR, RCC_CIR_HSIRDYF) == (RCC_CIR_HSIRDYF)); -1841:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1842:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1844:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSE ready interrupt occurred or not -1845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR HSERDYF LL_RCC_IsActiveFlag_HSERDY -1846:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1847:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1848:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void) -1849:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1850:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CIR, RCC_CIR_HSERDYF) == (RCC_CIR_HSERDYF)); -1851:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1852:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1853:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1854:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if PLL ready interrupt occurred or not -1855:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY -1856:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1857:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1858:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void) -1859:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1860:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CIR, RCC_CIR_PLLRDYF) == (RCC_CIR_PLLRDYF)); -1861:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1862:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1863:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1864:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI14 ready interrupt occurred or not -1865:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR HSI14RDYF LL_RCC_IsActiveFlag_HSI14RDY -1866:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1867:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1868:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI14RDY(void) -1869:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1870:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CIR, RCC_CIR_HSI14RDYF) == (RCC_CIR_HSI14RDYF)); -1871:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1872:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1873:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) -1874:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1875:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI48 ready interrupt occurred or not -1876:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY -1877:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1878:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1879:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void) -1880:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1881:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CIR, RCC_CIR_HSI48RDYF) == (RCC_CIR_HSI48RDYF)); -1882:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1883:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ -1884:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1885:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1886:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if Clock security system interrupt occurred or not -1887:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CIR CSSF LL_RCC_IsActiveFlag_HSECSS -1888:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1889:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1890:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void) -1891:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1892:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CIR, RCC_CIR_CSSF) == (RCC_CIR_CSSF)); -1893:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1894:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1895:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1896:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RCC flag Independent Watchdog reset is set or not. - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 42 - - -1897:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST -1898:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1899:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1900:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void) -1901:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1902:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF)); -1903:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1904:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1905:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1906:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RCC flag Low Power reset is set or not. -1907:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST -1908:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1909:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1910:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void) -1911:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1912:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF)); -1913:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1914:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1915:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1916:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RCC flag is set or not. -1917:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST -1918:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1919:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1920:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void) -1921:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1922:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_OBLRSTF) == (RCC_CSR_OBLRSTF)); -1923:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1924:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1925:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1926:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RCC flag Pin reset is set or not. -1927:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST -1928:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1929:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1930:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void) -1931:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1932:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)); -1933:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1934:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1935:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1936:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RCC flag POR/PDR reset is set or not. -1937:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR PORRSTF LL_RCC_IsActiveFlag_PORRST -1938:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1939:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1940:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(void) -1941:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1942:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_PORRSTF) == (RCC_CSR_PORRSTF)); -1943:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1944:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1945:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1946:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RCC flag Software reset is set or not. -1947:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST -1948:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1949:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1950:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void) -1951:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1952:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)); -1953:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 43 - - -1954:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1955:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1956:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RCC flag Window Watchdog reset is set or not. -1957:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST -1958:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1959:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1960:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void) -1961:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1962:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF)); -1963:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1964:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1965:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CSR_V18PWRRSTF) -1966:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1967:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RCC Reset flag of the 1.8 V domain is set or not. -1968:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR V18PWRRSTF LL_RCC_IsActiveFlag_V18PWRRST -1969:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1970:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1971:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_V18PWRRST(void) -1972:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1973:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_V18PWRRSTF) == (RCC_CSR_V18PWRRSTF)); -1974:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1975:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CSR_V18PWRRSTF */ -1976:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1977:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1978:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set RMVF bit to clear the reset flags. -1979:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR RMVF LL_RCC_ClearResetFlags -1980:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1981:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1982:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearResetFlags(void) - 235 .loc 2 1982 22 view .LVU64 - 236 .LBB79: -1983:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1984:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CSR, RCC_CSR_RMVF); - 237 .loc 2 1984 3 view .LVU65 - 238 009c 596A ldr r1, [r3, #36] - 239 009e 8022 movs r2, #128 - 240 00a0 5204 lsls r2, r2, #17 - 241 00a2 0A43 orrs r2, r1 - 242 00a4 5A62 str r2, [r3, #36] - 243 .LBE79: - 244 .LBE78: - 192:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 193:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return SUCCESS; - 245 .loc 1 193 3 view .LVU66 - 194:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 246 .loc 1 194 1 is_stmt 0 view .LVU67 - 247 00a6 0020 movs r0, #0 - 248 00a8 02B0 add sp, sp, #8 - 249 @ sp needed - 250 00aa 7047 bx lr - 251 .L6: - 252 .align 2 - 253 .L5: - 254 00ac 00100240 .word 1073876992 - 255 00b0 0CF8FFF0 .word -251660276 - 256 00b4 FFFFF6FE .word -17367041 - 257 00b8 FFFFFBFF .word -262145 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 44 - - - 258 00bc FFFFFEFF .word -65537 - 259 .cfi_endproc - 260 .LFE151: - 262 .section .text.LL_RCC_GetCECClockFreq,"ax",%progbits - 263 .align 1 - 264 .global LL_RCC_GetCECClockFreq - 265 .syntax unified - 266 .code 16 - 267 .thumb_func - 268 .fpu softvfp - 270 LL_RCC_GetCECClockFreq: - 271 .LVL4: - 272 .LFB156: - 195:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 196:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 197:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @} - 198:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 199:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 200:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** @addtogroup RCC_LL_EF_Get_Freq - 201:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return the frequencies of different on chip clocks; System, AHB and APB1 buses clocks - 202:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * and different peripheral clocks available on the device. - 203:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note If SYSCLK source is HSI, function returns values based on HSI_VALUE(**) - 204:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note If SYSCLK source is HSE, function returns values based on HSE_VALUE(***) - 205:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note If SYSCLK source is PLL, function returns values based on - 206:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors. - 207:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note (**) HSI_VALUE is a defined constant but the real value may vary - 208:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * depending on the variations in voltage and temperature. - 209:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note (***) HSE_VALUE is a defined constant, user has to ensure that - 210:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * HSE_VALUE is same as the real frequency of the crystal used. - 211:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * Otherwise, this function may have wrong result. - 212:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note The result of this function could be incorrect when using fractional - 213:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * value for HSE crystal. - 214:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note This function can be used by the user application to compute the - 215:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * baud-rate for the communication peripherals or configure other parameters. - 216:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @{ - 217:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 218:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 219:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 220:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return the frequencies of different on chip clocks; System, AHB and APB1 buses clocks - 221:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @note Each time SYSCLK, HCLK and/or PCLK1 clock changes, this function - 222:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * must be called to update structure fields. Otherwise, any - 223:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * configuration based on this function will be incorrect. - 224:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @param RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks - 225:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval None - 226:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 227:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks) - 228:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 229:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Get SYSCLK frequency */ - 230:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq(); - 231:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 232:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* HCLK clock frequency */ - 233:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** RCC_Clocks->HCLK_Frequency = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency); - 234:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 235:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* PCLK1 clock frequency */ - 236:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** RCC_Clocks->PCLK1_Frequency = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency); - 237:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 238:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 45 - - - 239:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 240:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return USARTx clock frequency - 241:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @param USARTxSource This parameter can be one of the following values: - 242:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_USART1_CLKSOURCE - 243:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_USART2_CLKSOURCE (*) - 244:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_USART3_CLKSOURCE (*) - 245:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * - 246:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * (*) value not defined in all devices. - 247:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval USART clock frequency (in Hz) - 248:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not read - 249:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 250:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource) - 251:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 252:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 253:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 254:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Check parameter */ - 255:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource)); - 256:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_CFGR3_USART1SW) - 257:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (USARTxSource == LL_RCC_USART1_CLKSOURCE) - 258:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 259:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* USART1CLK clock frequency */ - 260:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** switch (LL_RCC_GetUSARTClockSource(USARTxSource)) - 261:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 262:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */ - 263:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = RCC_GetSystemClockFreq(); - 264:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 265:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 266:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART1_CLKSOURCE_HSI: /* USART1 Clock is HSI Osc. */ - 267:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_HSI_IsReady()) - 268:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 269:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = HSI_VALUE; - 270:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 271:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 272:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 273:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART1_CLKSOURCE_LSE: /* USART1 Clock is LSE Osc. */ - 274:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_LSE_IsReady()) - 275:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 276:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = LSE_VALUE; - 277:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 278:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 279:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 280:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART1_CLKSOURCE_PCLK1: /* USART1 Clock is PCLK1 */ - 281:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 282:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq())); - 283:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 284:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 285:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 286:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_CFGR3_USART1SW */ - 287:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 288:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_CFGR3_USART2SW) - 289:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (USARTxSource == LL_RCC_USART2_CLKSOURCE) - 290:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 291:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* USART2CLK clock frequency */ - 292:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** switch (LL_RCC_GetUSARTClockSource(USARTxSource)) - 293:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 294:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */ - 295:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = RCC_GetSystemClockFreq(); - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 46 - - - 296:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 297:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 298:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART2_CLKSOURCE_HSI: /* USART2 Clock is HSI Osc. */ - 299:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_HSI_IsReady()) - 300:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 301:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = HSI_VALUE; - 302:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 303:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 304:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 305:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART2_CLKSOURCE_LSE: /* USART2 Clock is LSE Osc. */ - 306:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_LSE_IsReady()) - 307:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 308:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = LSE_VALUE; - 309:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 310:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 311:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 312:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART2_CLKSOURCE_PCLK1: /* USART2 Clock is PCLK1 */ - 313:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 314:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq())); - 315:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 316:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 317:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 318:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_CFGR3_USART2SW */ - 319:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 320:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_CFGR3_USART3SW) - 321:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (USARTxSource == LL_RCC_USART3_CLKSOURCE) - 322:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 323:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* USART3CLK clock frequency */ - 324:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** switch (LL_RCC_GetUSARTClockSource(USARTxSource)) - 325:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 326:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */ - 327:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = RCC_GetSystemClockFreq(); - 328:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 329:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 330:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART3_CLKSOURCE_HSI: /* USART3 Clock is HSI Osc. */ - 331:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_HSI_IsReady()) - 332:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 333:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = HSI_VALUE; - 334:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 335:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 336:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 337:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART3_CLKSOURCE_LSE: /* USART3 Clock is LSE Osc. */ - 338:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_LSE_IsReady()) - 339:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 340:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = LSE_VALUE; - 341:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 342:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 343:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 344:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USART3_CLKSOURCE_PCLK1: /* USART3 Clock is PCLK1 */ - 345:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 346:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq())); - 347:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 348:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 349:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 350:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 351:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_CFGR3_USART3SW */ - 352:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return usart_frequency; - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 47 - - - 353:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 354:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 355:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 356:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return I2Cx clock frequency - 357:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @param I2CxSource This parameter can be one of the following values: - 358:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_I2C1_CLKSOURCE - 359:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval I2C clock frequency (in Hz) - 360:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that HSI oscillator is not ready - 361:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 362:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource) - 363:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 364:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 365:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 366:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Check parameter */ - 367:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** assert_param(IS_LL_RCC_I2C_CLKSOURCE(I2CxSource)); - 368:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 369:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* I2C1 CLK clock frequency */ - 370:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (I2CxSource == LL_RCC_I2C1_CLKSOURCE) - 371:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 372:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** switch (LL_RCC_GetI2CClockSource(I2CxSource)) - 373:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 374:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */ - 375:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** i2c_frequency = RCC_GetSystemClockFreq(); - 376:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 377:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 378:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_I2C1_CLKSOURCE_HSI: /* I2C1 Clock is HSI Osc. */ - 379:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 380:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_HSI_IsReady()) - 381:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 382:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** i2c_frequency = HSI_VALUE; - 383:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 384:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 385:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 386:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 387:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 388:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return i2c_frequency; - 389:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 390:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 391:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(USB) - 392:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 393:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return USBx clock frequency - 394:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @param USBxSource This parameter can be one of the following values: - 395:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_USB_CLKSOURCE - 396:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval USB clock frequency (in Hz) - 397:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI48) or PLL is not re - 398:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected - 399:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 400:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource) - 401:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 402:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t usb_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 403:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 404:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Check parameter */ - 405:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** assert_param(IS_LL_RCC_USB_CLKSOURCE(USBxSource)); - 406:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 407:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* USBCLK clock frequency */ - 408:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** switch (LL_RCC_GetUSBClockSource(USBxSource)) - 409:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 48 - - - 410:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USB_CLKSOURCE_PLL: /* PLL clock used as USB clock source */ - 411:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_PLL_IsReady()) - 412:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 413:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usb_frequency = RCC_PLL_GetFreqDomain_SYS(); - 414:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 415:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 416:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 417:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_CFGR3_USBSW_HSI48) - 418:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USB_CLKSOURCE_HSI48: /* HSI48 clock used as USB clock source */ - 419:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 420:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_HSI48_IsReady()) - 421:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 422:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usb_frequency = HSI48_VALUE; - 423:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 424:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 425:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #else - 426:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_USB_CLKSOURCE_NONE: /* No clock used as USB clock source */ - 427:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 428:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** usb_frequency = LL_RCC_PERIPH_FREQUENCY_NA; - 429:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 430:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_CFGR3_USBSW_HSI48 */ - 431:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 432:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 433:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return usb_frequency; - 434:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 435:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* USB */ - 436:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 437:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(CEC) - 438:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 439:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return CECx clock frequency - 440:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @param CECxSource This parameter can be one of the following values: - 441:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_CEC_CLKSOURCE - 442:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval CEC clock frequency (in Hz) - 443:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillators (HSI or LSE) are not rea - 444:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 445:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource) - 446:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 273 .loc 1 446 1 is_stmt 1 view -0 - 274 .cfi_startproc - 275 @ args = 0, pretend = 0, frame = 0 - 276 @ frame_needed = 0, uses_anonymous_args = 0 - 277 @ link register save eliminated. - 447:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t cec_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 278 .loc 1 447 3 view .LVU69 - 448:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 449:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Check parameter */ - 450:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** assert_param(IS_LL_RCC_CEC_CLKSOURCE(CECxSource)); - 279 .loc 1 450 3 view .LVU70 - 451:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 452:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* CECCLK clock frequency */ - 453:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** switch (LL_RCC_GetCECClockSource(CECxSource)) - 280 .loc 1 453 3 view .LVU71 - 281 .LBB80: - 282 .LBI80: -1380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 283 .loc 2 1380 26 view .LVU72 - 284 .LBB81: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 49 - - -1382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 285 .loc 2 1382 3 view .LVU73 -1382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 286 .loc 2 1382 21 is_stmt 0 view .LVU74 - 287 0000 0B4B ldr r3, .L13 - 288 0002 1B6B ldr r3, [r3, #48] - 289 .LVL5: -1382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 290 .loc 2 1382 21 view .LVU75 - 291 .LBE81: - 292 .LBE80: - 293 .loc 1 453 3 view .LVU76 - 294 0004 0342 tst r3, r0 - 295 0006 07D1 bne .L8 - 454:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 455:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_CEC_CLKSOURCE_HSI_DIV244: /* HSI / 244 clock used as CEC clock source */ - 456:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_HSI_IsReady()) - 296 .loc 1 456 7 is_stmt 1 view .LVU77 - 297 .LBB82: - 298 .LBI82: - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 299 .loc 2 768 26 view .LVU78 - 300 .LBB83: - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 301 .loc 2 770 3 view .LVU79 - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 302 .loc 2 770 11 is_stmt 0 view .LVU80 - 303 0008 094B ldr r3, .L13 - 304 000a 1B68 ldr r3, [r3] - 305 000c 0222 movs r2, #2 - 306 000e 1000 movs r0, r2 - 307 .LVL6: - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 308 .loc 2 770 11 view .LVU81 - 309 0010 1840 ands r0, r3 - 310 .LBE83: - 311 .LBE82: - 312 .loc 1 456 10 view .LVU82 - 313 0012 1A42 tst r2, r3 - 314 0014 0AD1 bne .L12 - 315 .LVL7: - 316 .L7: - 457:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 458:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** cec_frequency = HSI_VALUE / 244U; - 459:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 460:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 461:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 462:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_CEC_CLKSOURCE_LSE: /* LSE clock used as CEC clock source */ - 463:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 464:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** if (LL_RCC_LSE_IsReady()) - 465:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 466:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** cec_frequency = LSE_VALUE; - 467:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 468:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 469:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 470:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 471:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return cec_frequency; - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 50 - - - 472:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 317 .loc 1 472 1 view .LVU83 - 318 @ sp needed - 319 0016 7047 bx lr - 320 .LVL8: - 321 .L8: - 464:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 322 .loc 1 464 7 is_stmt 1 view .LVU84 - 323 .LBB84: - 324 .LBI84: -1037:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 325 .loc 2 1037 26 view .LVU85 - 326 .LBB85: -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 327 .loc 2 1039 3 view .LVU86 -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 328 .loc 2 1039 11 is_stmt 0 view .LVU87 - 329 0018 054B ldr r3, .L13 - 330 001a 1B6A ldr r3, [r3, #32] - 331 001c 0222 movs r2, #2 - 332 001e 1000 movs r0, r2 - 333 .LVL9: -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 334 .loc 2 1039 11 view .LVU88 - 335 0020 1840 ands r0, r3 - 336 .LBE85: - 337 .LBE84: - 464:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 338 .loc 1 464 10 view .LVU89 - 339 0022 1A42 tst r2, r3 - 340 0024 F7D0 beq .L7 - 466:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 341 .loc 1 466 23 view .LVU90 - 342 0026 8020 movs r0, #128 - 343 0028 0002 lsls r0, r0, #8 - 344 .LVL10: - 471:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 345 .loc 1 471 3 is_stmt 1 view .LVU91 - 471:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 346 .loc 1 471 10 is_stmt 0 view .LVU92 - 347 002a F4E7 b .L7 - 348 .LVL11: - 349 .L12: - 458:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 350 .loc 1 458 23 view .LVU93 - 351 002c 0148 ldr r0, .L13+4 - 352 002e F2E7 b .L7 - 353 .L14: - 354 .align 2 - 355 .L13: - 356 0030 00100240 .word 1073876992 - 357 0034 12800000 .word 32786 - 358 .cfi_endproc - 359 .LFE156: - 361 .section .text.RCC_GetHCLKClockFreq,"ax",%progbits - 362 .align 1 - 363 .global RCC_GetHCLKClockFreq - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 51 - - - 364 .syntax unified - 365 .code 16 - 366 .thumb_func - 367 .fpu softvfp - 369 RCC_GetHCLKClockFreq: - 370 .LVL12: - 371 .LFB158: - 473:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* CEC */ - 474:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 475:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 476:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @} - 477:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 478:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 479:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 480:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @} - 481:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 482:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 483:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** @addtogroup RCC_LL_Private_Functions - 484:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @{ - 485:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 486:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 487:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 488:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return SYSTEM clock frequency - 489:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval SYSTEM clock frequency (in Hz) - 490:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 491:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t RCC_GetSystemClockFreq(void) - 492:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 493:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t frequency = 0U; - 494:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 495:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Get SYSCLK source -------------------------------------------------------*/ - 496:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** switch (LL_RCC_GetSysClkSource()) - 497:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 498:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_SYS_CLKSOURCE_STATUS_HSI: /* HSI used as system clock source */ - 499:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** frequency = HSI_VALUE; - 500:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 501:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 502:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_SYS_CLKSOURCE_STATUS_HSE: /* HSE used as system clock source */ - 503:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** frequency = HSE_VALUE; - 504:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 505:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 506:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_SYS_CLKSOURCE_STATUS_PLL: /* PLL used as system clock source */ - 507:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** frequency = RCC_PLL_GetFreqDomain_SYS(); - 508:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 509:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 510:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_HSI48_SUPPORT) - 511:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_SYS_CLKSOURCE_STATUS_HSI48:/* HSI48 used as system clock source */ - 512:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** frequency = HSI48_VALUE; - 513:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 514:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_HSI48_SUPPORT */ - 515:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 516:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 517:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** frequency = HSI_VALUE; - 518:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 519:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 520:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 521:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return frequency; - 522:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 52 - - - 523:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 524:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 525:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return HCLK clock frequency - 526:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @param SYSCLK_Frequency SYSCLK clock frequency - 527:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval HCLK clock frequency (in Hz) - 528:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 529:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency) - 530:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 372 .loc 1 530 1 is_stmt 1 view -0 - 373 .cfi_startproc - 374 @ args = 0, pretend = 0, frame = 0 - 375 @ frame_needed = 0, uses_anonymous_args = 0 - 376 @ link register save eliminated. - 531:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* HCLK clock frequency */ - 532:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler()); - 377 .loc 1 532 3 view .LVU95 - 378 .LBB86: - 379 .LBI86: -1171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 380 .loc 2 1171 26 view .LVU96 - 381 .LBB87: -1173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 382 .loc 2 1173 3 view .LVU97 -1173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 383 .loc 2 1173 21 is_stmt 0 view .LVU98 - 384 0000 044B ldr r3, .L16 - 385 0002 5A68 ldr r2, [r3, #4] - 386 .LBE87: - 387 .LBE86: - 388 .loc 1 532 10 view .LVU99 - 389 0004 1209 lsrs r2, r2, #4 - 390 0006 0F23 movs r3, #15 - 391 0008 1340 ands r3, r2 - 392 000a 034A ldr r2, .L16+4 - 393 000c D35C ldrb r3, [r2, r3] - 394 000e D840 lsrs r0, r0, r3 - 395 .LVL13: - 533:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 396 .loc 1 533 1 view .LVU100 - 397 @ sp needed - 398 0010 7047 bx lr - 399 .L17: - 400 0012 C046 .align 2 - 401 .L16: - 402 0014 00100240 .word 1073876992 - 403 0018 00000000 .word AHBPrescTable - 404 .cfi_endproc - 405 .LFE158: - 407 .section .text.RCC_GetPCLK1ClockFreq,"ax",%progbits - 408 .align 1 - 409 .global RCC_GetPCLK1ClockFreq - 410 .syntax unified - 411 .code 16 - 412 .thumb_func - 413 .fpu softvfp - 415 RCC_GetPCLK1ClockFreq: - 416 .LVL14: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 53 - - - 417 .LFB159: - 534:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 535:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 536:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return PCLK1 clock frequency - 537:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @param HCLK_Frequency HCLK clock frequency - 538:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval PCLK1 clock frequency (in Hz) - 539:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 540:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency) - 541:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 418 .loc 1 541 1 is_stmt 1 view -0 - 419 .cfi_startproc - 420 @ args = 0, pretend = 0, frame = 0 - 421 @ frame_needed = 0, uses_anonymous_args = 0 - 422 @ link register save eliminated. - 542:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* PCLK1 clock frequency */ - 543:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler()); - 423 .loc 1 543 3 view .LVU102 - 424 .LBB88: - 425 .LBI88: -1186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 426 .loc 2 1186 26 view .LVU103 - 427 .LBB89: -1188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 428 .loc 2 1188 3 view .LVU104 -1188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 429 .loc 2 1188 21 is_stmt 0 view .LVU105 - 430 0000 044B ldr r3, .L19 - 431 0002 5A68 ldr r2, [r3, #4] - 432 .LBE89: - 433 .LBE88: - 434 .loc 1 543 10 view .LVU106 - 435 0004 120A lsrs r2, r2, #8 - 436 0006 0723 movs r3, #7 - 437 0008 1340 ands r3, r2 - 438 000a 034A ldr r2, .L19+4 - 439 000c D35C ldrb r3, [r2, r3] - 440 000e D840 lsrs r0, r0, r3 - 441 .LVL15: - 544:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 442 .loc 1 544 1 view .LVU107 - 443 @ sp needed - 444 0010 7047 bx lr - 445 .L20: - 446 0012 C046 .align 2 - 447 .L19: - 448 0014 00100240 .word 1073876992 - 449 0018 00000000 .word APBPrescTable - 450 .cfi_endproc - 451 .LFE159: - 453 .global __aeabi_uidiv - 454 .section .text.RCC_PLL_GetFreqDomain_SYS,"ax",%progbits - 455 .align 1 - 456 .global RCC_PLL_GetFreqDomain_SYS - 457 .syntax unified - 458 .code 16 - 459 .thumb_func - 460 .fpu softvfp - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 54 - - - 462 RCC_PLL_GetFreqDomain_SYS: - 463 .LFB160: - 545:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /** - 546:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @brief Return PLL clock frequency used for system domain - 547:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** * @retval PLL clock frequency (in Hz) - 548:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** */ - 549:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t RCC_PLL_GetFreqDomain_SYS(void) - 550:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 464 .loc 1 550 1 is_stmt 1 view -0 - 465 .cfi_startproc - 466 @ args = 0, pretend = 0, frame = 0 - 467 @ frame_needed = 0, uses_anonymous_args = 0 - 468 0000 70B5 push {r4, r5, r6, lr} - 469 .LCFI1: - 470 .cfi_def_cfa_offset 16 - 471 .cfi_offset 4, -16 - 472 .cfi_offset 5, -12 - 473 .cfi_offset 6, -8 - 474 .cfi_offset 14, -4 - 551:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t pllinputfreq = 0U, pllsource = 0U; - 475 .loc 1 551 3 view .LVU109 - 476 .LVL16: - 552:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 553:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */ - 554:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 555:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Get PLL source */ - 556:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** pllsource = LL_RCC_PLL_GetMainSource(); - 477 .loc 1 556 3 view .LVU110 - 478 .LBB90: - 479 .LBI90: -1666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 480 .loc 2 1666 26 view .LVU111 - 481 .LBB91: -1668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 482 .loc 2 1668 3 view .LVU112 -1668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 483 .loc 2 1668 21 is_stmt 0 view .LVU113 - 484 0002 0B4B ldr r3, .L24 - 485 0004 5B68 ldr r3, [r3, #4] -1668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 486 .loc 2 1668 10 view .LVU114 - 487 0006 C022 movs r2, #192 - 488 0008 5202 lsls r2, r2, #9 - 489 000a 1340 ands r3, r2 - 490 .LVL17: -1668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 491 .loc 2 1668 10 view .LVU115 - 492 .LBE91: - 493 .LBE90: - 557:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 558:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** switch (pllsource) - 494 .loc 1 558 3 is_stmt 1 view .LVU116 - 495 000c 9342 cmp r3, r2 - 496 000e 0DD0 beq .L23 - 559:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 560:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 561:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 55 - - - 562:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** pllinputfreq = HSI_VALUE; - 497 .loc 1 562 20 is_stmt 0 view .LVU117 - 498 0010 0848 ldr r0, .L24+4 - 499 .L22: - 500 .LVL18: - 563:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #else - 564:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */ - 565:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** pllinputfreq = HSI_VALUE / 2U; - 566:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 567:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 568:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 569:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_HSI48_SUPPORT) - 570:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_PLLSOURCE_HSI48: /* HSI48 used as PLL clock source */ - 571:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** pllinputfreq = HSI48_VALUE; - 572:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 573:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_HSI48_SUPPORT */ - 574:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 575:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ - 576:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** pllinputfreq = HSE_VALUE; - 577:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 578:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 579:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** default: - 580:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 581:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** pllinputfreq = HSI_VALUE; - 582:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #else - 583:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** pllinputfreq = HSI_VALUE / 2U; - 584:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 585:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 586:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 587:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 588:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPredi - 501 .loc 1 588 3 is_stmt 1 view .LVU118 - 502 .LBB92: - 503 .LBI92: -1718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 504 .loc 2 1718 26 view .LVU119 - 505 .LBB93: -1720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 506 .loc 2 1720 3 view .LVU120 -1720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 507 .loc 2 1720 21 is_stmt 0 view .LVU121 - 508 0012 074D ldr r5, .L24 - 509 0014 E96A ldr r1, [r5, #44] -1720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 510 .loc 2 1720 10 view .LVU122 - 511 0016 0F24 movs r4, #15 - 512 0018 2140 ands r1, r4 - 513 .LBE93: - 514 .LBE92: - 515 .loc 1 588 10 view .LVU123 - 516 001a 0131 adds r1, r1, #1 - 517 001c FFF7FEFF bl __aeabi_uidiv - 518 .LVL19: - 519 .LBB94: - 520 .LBI94: -1691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 521 .loc 2 1691 26 is_stmt 1 view .LVU124 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 56 - - - 522 .LBB95: -1693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 523 .loc 2 1693 3 view .LVU125 -1693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 524 .loc 2 1693 21 is_stmt 0 view .LVU126 - 525 0020 6B68 ldr r3, [r5, #4] - 526 .LBE95: - 527 .LBE94: - 528 .loc 1 588 10 view .LVU127 - 529 0022 9B0C lsrs r3, r3, #18 - 530 0024 1C40 ands r4, r3 - 531 0026 0234 adds r4, r4, #2 - 532 0028 6043 muls r0, r4 - 589:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #else - 590:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMu - 591:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 592:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 533 .loc 1 592 1 view .LVU128 - 534 @ sp needed - 535 002a 70BD pop {r4, r5, r6, pc} - 536 .LVL20: - 537 .L23: - 571:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 538 .loc 1 571 20 view .LVU129 - 539 002c 0248 ldr r0, .L24+8 - 540 002e F0E7 b .L22 - 541 .L25: - 542 .align 2 - 543 .L24: - 544 0030 00100240 .word 1073876992 - 545 0034 00127A00 .word 8000000 - 546 0038 006CDC02 .word 48000000 - 547 .cfi_endproc - 548 .LFE160: - 550 .section .text.LL_RCC_GetUSBClockFreq,"ax",%progbits - 551 .align 1 - 552 .global LL_RCC_GetUSBClockFreq - 553 .syntax unified - 554 .code 16 - 555 .thumb_func - 556 .fpu softvfp - 558 LL_RCC_GetUSBClockFreq: - 559 .LVL21: - 560 .LFB155: - 401:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t usb_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 561 .loc 1 401 1 is_stmt 1 view -0 - 562 .cfi_startproc - 563 @ args = 0, pretend = 0, frame = 0 - 564 @ frame_needed = 0, uses_anonymous_args = 0 - 401:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t usb_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 565 .loc 1 401 1 is_stmt 0 view .LVU131 - 566 0000 10B5 push {r4, lr} - 567 .LCFI2: - 568 .cfi_def_cfa_offset 8 - 569 .cfi_offset 4, -8 - 570 .cfi_offset 14, -4 - 402:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 57 - - - 571 .loc 1 402 3 is_stmt 1 view .LVU132 - 572 .LVL22: - 405:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 573 .loc 1 405 3 view .LVU133 - 408:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 574 .loc 1 408 3 view .LVU134 - 575 .LBB96: - 576 .LBI96: -1399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 577 .loc 2 1399 26 view .LVU135 - 578 .LBB97: -1401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 579 .loc 2 1401 3 view .LVU136 -1401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 580 .loc 2 1401 21 is_stmt 0 view .LVU137 - 581 0002 0D4B ldr r3, .L32 - 582 0004 1B6B ldr r3, [r3, #48] -1401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 583 .loc 2 1401 10 view .LVU138 - 584 0006 0340 ands r3, r0 - 585 .LVL23: -1401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 586 .loc 2 1401 10 view .LVU139 - 587 .LBE97: - 588 .LBE96: - 408:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 589 .loc 1 408 3 view .LVU140 - 590 0008 802B cmp r3, #128 - 591 000a 08D0 beq .L30 - 420:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 592 .loc 1 420 7 is_stmt 1 view .LVU141 - 593 .LBB98: - 594 .LBI98: - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 595 .loc 2 843 26 view .LVU142 - 596 .LBB99: - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 597 .loc 2 845 3 view .LVU143 - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 598 .loc 2 845 11 is_stmt 0 view .LVU144 - 599 000c 0A4B ldr r3, .L32 - 600 000e 5A6B ldr r2, [r3, #52] - 601 0010 8023 movs r3, #128 - 602 0012 9B02 lsls r3, r3, #10 - 603 0014 1000 movs r0, r2 - 604 .LVL24: - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 605 .loc 2 845 11 view .LVU145 - 606 0016 1840 ands r0, r3 - 607 .LBE99: - 608 .LBE98: - 420:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 609 .loc 1 420 10 view .LVU146 - 610 0018 1A42 tst r2, r3 - 611 001a 0BD1 bne .L31 - 612 .LVL25: - 613 .L26: - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 58 - - - 434:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #endif /* USB */ - 614 .loc 1 434 1 view .LVU147 - 615 @ sp needed - 616 001c 10BD pop {r4, pc} - 617 .LVL26: - 618 .L30: - 411:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 619 .loc 1 411 7 is_stmt 1 view .LVU148 - 620 .LBB100: - 621 .LBI100: -1528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 622 .loc 2 1528 26 view .LVU149 - 623 .LBB101: -1530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 624 .loc 2 1530 3 view .LVU150 -1530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 625 .loc 2 1530 11 is_stmt 0 view .LVU151 - 626 001e 064B ldr r3, .L32 - 627 0020 1A68 ldr r2, [r3] - 628 0022 8023 movs r3, #128 - 629 0024 9B04 lsls r3, r3, #18 - 630 0026 1000 movs r0, r2 - 631 .LVL27: -1530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 632 .loc 2 1530 11 view .LVU152 - 633 0028 1840 ands r0, r3 - 634 .LBE101: - 635 .LBE100: - 411:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 636 .loc 1 411 10 view .LVU153 - 637 002a 1A42 tst r2, r3 - 638 002c F6D0 beq .L26 - 413:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 639 .loc 1 413 9 is_stmt 1 view .LVU154 - 413:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 640 .loc 1 413 25 is_stmt 0 view .LVU155 - 641 002e FFF7FEFF bl RCC_PLL_GetFreqDomain_SYS - 642 .LVL28: - 413:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 643 .loc 1 413 25 view .LVU156 - 644 0032 F3E7 b .L26 - 645 .LVL29: - 646 .L31: - 422:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 647 .loc 1 422 23 view .LVU157 - 648 0034 0148 ldr r0, .L32+4 - 649 .LVL30: - 433:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 650 .loc 1 433 3 is_stmt 1 view .LVU158 - 433:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 651 .loc 1 433 10 is_stmt 0 view .LVU159 - 652 0036 F1E7 b .L26 - 653 .L33: - 654 .align 2 - 655 .L32: - 656 0038 00100240 .word 1073876992 - 657 003c 006CDC02 .word 48000000 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 59 - - - 658 .cfi_endproc - 659 .LFE155: - 661 .section .text.RCC_GetSystemClockFreq,"ax",%progbits - 662 .align 1 - 663 .global RCC_GetSystemClockFreq - 664 .syntax unified - 665 .code 16 - 666 .thumb_func - 667 .fpu softvfp - 669 RCC_GetSystemClockFreq: - 670 .LFB157: - 492:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t frequency = 0U; - 671 .loc 1 492 1 is_stmt 1 view -0 - 672 .cfi_startproc - 673 @ args = 0, pretend = 0, frame = 0 - 674 @ frame_needed = 0, uses_anonymous_args = 0 - 675 0000 10B5 push {r4, lr} - 676 .LCFI3: - 677 .cfi_def_cfa_offset 8 - 678 .cfi_offset 4, -8 - 679 .cfi_offset 14, -4 - 493:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 680 .loc 1 493 3 view .LVU161 - 681 .LVL31: - 496:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 682 .loc 1 496 3 view .LVU162 - 683 .LBB102: - 684 .LBI102: -1116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 685 .loc 2 1116 26 view .LVU163 - 686 .LBB103: -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 687 .loc 2 1118 3 view .LVU164 -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 688 .loc 2 1118 21 is_stmt 0 view .LVU165 - 689 0002 074B ldr r3, .L38 - 690 0004 5A68 ldr r2, [r3, #4] -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 691 .loc 2 1118 10 view .LVU166 - 692 0006 0C23 movs r3, #12 - 693 0008 1340 ands r3, r2 - 694 .LBE103: - 695 .LBE102: - 496:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 696 .loc 1 496 3 view .LVU167 - 697 000a 082B cmp r3, #8 - 698 000c 03D0 beq .L35 - 699 000e 0C2B cmp r3, #12 - 700 0010 04D1 bne .L37 - 512:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 701 .loc 1 512 17 view .LVU168 - 702 0012 0448 ldr r0, .L38+4 - 703 .LVL32: - 704 .L34: - 522:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 705 .loc 1 522 1 view .LVU169 - 706 @ sp needed - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 60 - - - 707 0014 10BD pop {r4, pc} - 708 .LVL33: - 709 .L35: - 507:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 710 .loc 1 507 7 is_stmt 1 view .LVU170 - 507:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 711 .loc 1 507 19 is_stmt 0 view .LVU171 - 712 0016 FFF7FEFF bl RCC_PLL_GetFreqDomain_SYS - 713 .LVL34: - 508:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 714 .loc 1 508 7 is_stmt 1 view .LVU172 - 715 001a FBE7 b .L34 - 716 .LVL35: - 717 .L37: - 496:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 718 .loc 1 496 3 is_stmt 0 view .LVU173 - 719 001c 0248 ldr r0, .L38+8 - 720 .LVL36: - 521:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 721 .loc 1 521 3 is_stmt 1 view .LVU174 - 521:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 722 .loc 1 521 10 is_stmt 0 view .LVU175 - 723 001e F9E7 b .L34 - 724 .L39: - 725 .align 2 - 726 .L38: - 727 0020 00100240 .word 1073876992 - 728 0024 006CDC02 .word 48000000 - 729 0028 00127A00 .word 8000000 - 730 .cfi_endproc - 731 .LFE157: - 733 .section .text.LL_RCC_GetSystemClocksFreq,"ax",%progbits - 734 .align 1 - 735 .global LL_RCC_GetSystemClocksFreq - 736 .syntax unified - 737 .code 16 - 738 .thumb_func - 739 .fpu softvfp - 741 LL_RCC_GetSystemClocksFreq: - 742 .LVL37: - 743 .LFB152: - 228:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Get SYSCLK frequency */ - 744 .loc 1 228 1 is_stmt 1 view -0 - 745 .cfi_startproc - 746 @ args = 0, pretend = 0, frame = 0 - 747 @ frame_needed = 0, uses_anonymous_args = 0 - 228:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** /* Get SYSCLK frequency */ - 748 .loc 1 228 1 is_stmt 0 view .LVU177 - 749 0000 10B5 push {r4, lr} - 750 .LCFI4: - 751 .cfi_def_cfa_offset 8 - 752 .cfi_offset 4, -8 - 753 .cfi_offset 14, -4 - 754 0002 0400 movs r4, r0 - 230:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 755 .loc 1 230 3 is_stmt 1 view .LVU178 - 230:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 61 - - - 756 .loc 1 230 34 is_stmt 0 view .LVU179 - 757 0004 FFF7FEFF bl RCC_GetSystemClockFreq - 758 .LVL38: - 230:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 759 .loc 1 230 32 view .LVU180 - 760 0008 2060 str r0, [r4] - 233:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 761 .loc 1 233 3 is_stmt 1 view .LVU181 - 233:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 762 .loc 1 233 34 is_stmt 0 view .LVU182 - 763 000a FFF7FEFF bl RCC_GetHCLKClockFreq - 764 .LVL39: - 233:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 765 .loc 1 233 32 view .LVU183 - 766 000e 6060 str r0, [r4, #4] - 236:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 767 .loc 1 236 3 is_stmt 1 view .LVU184 - 236:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 768 .loc 1 236 34 is_stmt 0 view .LVU185 - 769 0010 FFF7FEFF bl RCC_GetPCLK1ClockFreq - 770 .LVL40: - 236:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 771 .loc 1 236 32 view .LVU186 - 772 0014 A060 str r0, [r4, #8] - 237:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 773 .loc 1 237 1 view .LVU187 - 774 @ sp needed - 775 .LVL41: - 237:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 776 .loc 1 237 1 view .LVU188 - 777 0016 10BD pop {r4, pc} - 778 .cfi_endproc - 779 .LFE152: - 781 .section .text.LL_RCC_GetUSARTClockFreq,"ax",%progbits - 782 .align 1 - 783 .global LL_RCC_GetUSARTClockFreq - 784 .syntax unified - 785 .code 16 - 786 .thumb_func - 787 .fpu softvfp - 789 LL_RCC_GetUSARTClockFreq: - 790 .LVL42: - 791 .LFB153: - 251:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 792 .loc 1 251 1 is_stmt 1 view -0 - 793 .cfi_startproc - 794 @ args = 0, pretend = 0, frame = 0 - 795 @ frame_needed = 0, uses_anonymous_args = 0 - 251:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 796 .loc 1 251 1 is_stmt 0 view .LVU190 - 797 0000 10B5 push {r4, lr} - 798 .LCFI5: - 799 .cfi_def_cfa_offset 8 - 800 .cfi_offset 4, -8 - 801 .cfi_offset 14, -4 - 252:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 802 .loc 1 252 3 is_stmt 1 view .LVU191 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 62 - - - 803 .LVL43: - 255:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** #if defined(RCC_CFGR3_USART1SW) - 804 .loc 1 255 3 view .LVU192 - 257:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 805 .loc 1 257 3 view .LVU193 - 257:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 806 .loc 1 257 6 is_stmt 0 view .LVU194 - 807 0002 0028 cmp r0, #0 - 808 0004 29D1 bne .L46 - 260:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 809 .loc 1 260 5 is_stmt 1 view .LVU195 - 810 .LVL44: - 811 .LBB104: - 812 .LBI104: -1351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 813 .loc 2 1351 26 view .LVU196 - 814 .LBB105: -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 815 .loc 2 1353 3 view .LVU197 -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 816 .loc 2 1353 21 is_stmt 0 view .LVU198 - 817 0006 164B ldr r3, .L50 - 818 0008 1A6B ldr r2, [r3, #48] - 819 000a 0323 movs r3, #3 - 820 000c 8340 lsls r3, r3, r0 - 821 000e 1340 ands r3, r2 -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 822 .loc 2 1353 84 view .LVU199 - 823 0010 0006 lsls r0, r0, #24 - 824 .LVL45: -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 825 .loc 2 1353 10 view .LVU200 - 826 0012 1843 orrs r0, r3 - 827 .LVL46: -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 828 .loc 2 1353 10 view .LVU201 - 829 .LBE105: - 830 .LBE104: - 260:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 831 .loc 1 260 5 view .LVU202 - 832 0014 0228 cmp r0, #2 - 833 0016 16D0 beq .L43 - 834 0018 0328 cmp r0, #3 - 835 001a 0BD0 beq .L44 - 836 001c 0128 cmp r0, #1 - 837 001e 06D0 beq .L49 - 282:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 838 .loc 1 282 9 is_stmt 1 view .LVU203 - 282:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 839 .loc 1 282 27 is_stmt 0 view .LVU204 - 840 0020 FFF7FEFF bl RCC_GetSystemClockFreq - 841 .LVL47: - 842 0024 FFF7FEFF bl RCC_GetHCLKClockFreq - 843 .LVL48: - 844 0028 FFF7FEFF bl RCC_GetPCLK1ClockFreq - 845 .LVL49: - 283:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 63 - - - 846 .loc 1 283 9 is_stmt 1 view .LVU205 - 847 002c 16E0 b .L41 - 848 .LVL50: - 849 .L49: - 263:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 850 .loc 1 263 9 view .LVU206 - 263:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 851 .loc 1 263 27 is_stmt 0 view .LVU207 - 852 002e FFF7FEFF bl RCC_GetSystemClockFreq - 853 .LVL51: - 264:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 854 .loc 1 264 9 is_stmt 1 view .LVU208 - 855 0032 13E0 b .L41 - 856 .LVL52: - 857 .L44: - 267:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 858 .loc 1 267 9 view .LVU209 - 859 .LBB106: - 860 .LBI106: - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 861 .loc 2 768 26 view .LVU210 - 862 .LBB107: - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 863 .loc 2 770 3 view .LVU211 - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 864 .loc 2 770 11 is_stmt 0 view .LVU212 - 865 0034 0A4B ldr r3, .L50 - 866 0036 1B68 ldr r3, [r3] - 867 0038 0222 movs r2, #2 - 868 003a 1000 movs r0, r2 - 869 003c 1840 ands r0, r3 - 870 .LBE107: - 871 .LBE106: - 267:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 872 .loc 1 267 12 view .LVU213 - 873 003e 1A42 tst r2, r3 - 874 0040 0CD0 beq .L41 - 269:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 875 .loc 1 269 27 view .LVU214 - 876 0042 0848 ldr r0, .L50+4 - 877 0044 0AE0 b .L41 - 878 .L43: - 274:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 879 .loc 1 274 9 is_stmt 1 view .LVU215 - 880 .LBB108: - 881 .LBI108: -1037:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 882 .loc 2 1037 26 view .LVU216 - 883 .LBB109: -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 884 .loc 2 1039 3 view .LVU217 -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 885 .loc 2 1039 11 is_stmt 0 view .LVU218 - 886 0046 064B ldr r3, .L50 - 887 0048 1B6A ldr r3, [r3, #32] - 888 004a 0222 movs r2, #2 - 889 004c 1000 movs r0, r2 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 64 - - - 890 004e 1840 ands r0, r3 - 891 .LBE109: - 892 .LBE108: - 274:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 893 .loc 1 274 12 view .LVU219 - 894 0050 1A42 tst r2, r3 - 895 0052 03D0 beq .L41 - 276:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 896 .loc 1 276 27 view .LVU220 - 897 0054 8020 movs r0, #128 - 898 0056 0002 lsls r0, r0, #8 - 899 .LVL53: - 352:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 900 .loc 1 352 3 is_stmt 1 view .LVU221 - 352:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 901 .loc 1 352 10 is_stmt 0 view .LVU222 - 902 0058 00E0 b .L41 - 903 .LVL54: - 904 .L46: - 252:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 905 .loc 1 252 12 view .LVU223 - 906 005a 0020 movs r0, #0 - 907 .LVL55: - 908 .L41: - 353:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 909 .loc 1 353 1 view .LVU224 - 910 @ sp needed - 911 005c 10BD pop {r4, pc} - 912 .L51: - 913 005e C046 .align 2 - 914 .L50: - 915 0060 00100240 .word 1073876992 - 916 0064 00127A00 .word 8000000 - 917 .cfi_endproc - 918 .LFE153: - 920 .section .text.LL_RCC_GetI2CClockFreq,"ax",%progbits - 921 .align 1 - 922 .global LL_RCC_GetI2CClockFreq - 923 .syntax unified - 924 .code 16 - 925 .thumb_func - 926 .fpu softvfp - 928 LL_RCC_GetI2CClockFreq: - 929 .LVL56: - 930 .LFB154: - 363:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 931 .loc 1 363 1 is_stmt 1 view -0 - 932 .cfi_startproc - 933 @ args = 0, pretend = 0, frame = 0 - 934 @ frame_needed = 0, uses_anonymous_args = 0 - 363:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - 935 .loc 1 363 1 is_stmt 0 view .LVU226 - 936 0000 10B5 push {r4, lr} - 937 .LCFI6: - 938 .cfi_def_cfa_offset 8 - 939 .cfi_offset 4, -8 - 940 .cfi_offset 14, -4 - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 65 - - - 364:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 941 .loc 1 364 3 is_stmt 1 view .LVU227 - 942 .LVL57: - 367:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 943 .loc 1 367 3 view .LVU228 - 370:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 944 .loc 1 370 3 view .LVU229 - 370:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 945 .loc 1 370 6 is_stmt 0 view .LVU230 - 946 0002 1028 cmp r0, #16 - 947 0004 01D0 beq .L57 - 364:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 948 .loc 1 364 12 view .LVU231 - 949 0006 0020 movs r0, #0 - 950 .LVL58: - 951 .L52: - 389:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 952 .loc 1 389 1 view .LVU232 - 953 @ sp needed - 954 0008 10BD pop {r4, pc} - 955 .LVL59: - 956 .L57: - 372:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 957 .loc 1 372 5 is_stmt 1 view .LVU233 - 958 .LBB110: - 959 .LBI110: -1365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 960 .loc 2 1365 26 view .LVU234 - 961 .LBB111: -1367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 962 .loc 2 1367 3 view .LVU235 -1367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 963 .loc 2 1367 21 is_stmt 0 view .LVU236 - 964 000a 084B ldr r3, .L59 - 965 000c 1B6B ldr r3, [r3, #48] -1367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 966 .loc 2 1367 10 view .LVU237 - 967 000e 1840 ands r0, r3 - 968 .LVL60: -1367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 969 .loc 2 1367 10 view .LVU238 - 970 .LBE111: - 971 .LBE110: - 372:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 972 .loc 1 372 5 view .LVU239 - 973 0010 1028 cmp r0, #16 - 974 0012 08D0 beq .L58 - 380:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 975 .loc 1 380 9 is_stmt 1 view .LVU240 - 976 .LBB112: - 977 .LBI112: - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 978 .loc 2 768 26 view .LVU241 - 979 .LBB113: - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 980 .loc 2 770 3 view .LVU242 - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 66 - - - 981 .loc 2 770 11 is_stmt 0 view .LVU243 - 982 0014 054B ldr r3, .L59 - 983 0016 1B68 ldr r3, [r3] - 984 0018 0222 movs r2, #2 - 985 001a 1000 movs r0, r2 - 986 001c 1840 ands r0, r3 - 987 .LBE113: - 988 .LBE112: - 380:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** { - 989 .loc 1 380 12 view .LVU244 - 990 001e 1A42 tst r2, r3 - 991 0020 F2D0 beq .L52 - 382:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 992 .loc 1 382 25 view .LVU245 - 993 0022 0348 ldr r0, .L59+4 - 994 .LVL61: - 388:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 995 .loc 1 388 3 is_stmt 1 view .LVU246 - 388:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** } - 996 .loc 1 388 10 is_stmt 0 view .LVU247 - 997 0024 F0E7 b .L52 - 998 .LVL62: - 999 .L58: - 375:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 1000 .loc 1 375 9 is_stmt 1 view .LVU248 - 375:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** break; - 1001 .loc 1 375 25 is_stmt 0 view .LVU249 - 1002 0026 FFF7FEFF bl RCC_GetSystemClockFreq - 1003 .LVL63: - 376:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c **** - 1004 .loc 1 376 9 is_stmt 1 view .LVU250 - 1005 002a EDE7 b .L52 - 1006 .L60: - 1007 .align 2 - 1008 .L59: - 1009 002c 00100240 .word 1073876992 - 1010 0030 00127A00 .word 8000000 - 1011 .cfi_endproc - 1012 .LFE154: - 1014 .text - 1015 .Letext0: - 1016 .file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 1017 .file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 1018 .file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h" - 1019 .file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h" - 1020 .file 7 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h" - ARM GAS C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s page 67 - - -DEFINED SYMBOLS - *ABS*:00000000 stm32f0xx_ll_rcc.c -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:16 .text.LL_RCC_DeInit:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:24 .text.LL_RCC_DeInit:00000000 LL_RCC_DeInit -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:254 .text.LL_RCC_DeInit:000000ac $d -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:263 .text.LL_RCC_GetCECClockFreq:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:270 .text.LL_RCC_GetCECClockFreq:00000000 LL_RCC_GetCECClockFreq -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:356 .text.LL_RCC_GetCECClockFreq:00000030 $d -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:362 .text.RCC_GetHCLKClockFreq:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:369 .text.RCC_GetHCLKClockFreq:00000000 RCC_GetHCLKClockFreq -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:402 .text.RCC_GetHCLKClockFreq:00000014 $d -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:408 .text.RCC_GetPCLK1ClockFreq:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:415 .text.RCC_GetPCLK1ClockFreq:00000000 RCC_GetPCLK1ClockFreq -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:448 .text.RCC_GetPCLK1ClockFreq:00000014 $d -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:455 .text.RCC_PLL_GetFreqDomain_SYS:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:462 .text.RCC_PLL_GetFreqDomain_SYS:00000000 RCC_PLL_GetFreqDomain_SYS -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:544 .text.RCC_PLL_GetFreqDomain_SYS:00000030 $d -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:551 .text.LL_RCC_GetUSBClockFreq:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:558 .text.LL_RCC_GetUSBClockFreq:00000000 LL_RCC_GetUSBClockFreq -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:656 .text.LL_RCC_GetUSBClockFreq:00000038 $d -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:662 .text.RCC_GetSystemClockFreq:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:669 .text.RCC_GetSystemClockFreq:00000000 RCC_GetSystemClockFreq -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:727 .text.RCC_GetSystemClockFreq:00000020 $d -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:734 .text.LL_RCC_GetSystemClocksFreq:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:741 .text.LL_RCC_GetSystemClocksFreq:00000000 LL_RCC_GetSystemClocksFreq -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:782 .text.LL_RCC_GetUSARTClockFreq:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:789 .text.LL_RCC_GetUSARTClockFreq:00000000 LL_RCC_GetUSARTClockFreq -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:915 .text.LL_RCC_GetUSARTClockFreq:00000060 $d -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:921 .text.LL_RCC_GetI2CClockFreq:00000000 $t -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:928 .text.LL_RCC_GetI2CClockFreq:00000000 LL_RCC_GetI2CClockFreq -C:\Users\144311\AppData\Local\Temp\ccAo7yLZ.s:1009 .text.LL_RCC_GetI2CClockFreq:0000002c $d - -UNDEFINED SYMBOLS -AHBPrescTable -APBPrescTable -__aeabi_uidiv diff --git a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_utils.lst b/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_utils.lst deleted file mode 100644 index f1d1d18..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/build/stm32f0xx_ll_utils.lst +++ /dev/null @@ -1,5836 +0,0 @@ -ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 1 - - - 1 .cpu cortex-m0 - 2 .eabi_attribute 20, 1 - 3 .eabi_attribute 21, 1 - 4 .eabi_attribute 23, 3 - 5 .eabi_attribute 24, 1 - 6 .eabi_attribute 25, 1 - 7 .eabi_attribute 26, 1 - 8 .eabi_attribute 30, 1 - 9 .eabi_attribute 34, 0 - 10 .eabi_attribute 18, 4 - 11 .file "stm32f0xx_ll_utils.c" - 12 .text - 13 .Ltext0: - 14 .cfi_sections .debug_frame - 15 .global __aeabi_uidiv - 16 .section .text.UTILS_GetPLLOutputFrequency,"ax",%progbits - 17 .align 1 - 18 .arch armv6s-m - 19 .syntax unified - 20 .code 16 - 21 .thumb_func - 22 .fpu softvfp - 24 UTILS_GetPLLOutputFrequency: - 25 .LVL0: - 26 .LFB193: - 27 .file 1 "Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c" - 1:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @file stm32f0xx_ll_utils.c - 4:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief UTILS LL module driver. - 6:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - 9:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - 12:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - 17:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 20:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Includes ------------------------------------------------------------------*/ - 21:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #include "stm32f0xx_ll_rcc.h" - 22:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #include "stm32f0xx_ll_utils.h" - 23:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #include "stm32f0xx_ll_system.h" - 24:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #ifdef USE_FULL_ASSERT - 25:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #include "stm32_assert.h" - 26:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 27:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define assert_param(expr) ((void)0U) - 28:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif - 29:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 30:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @addtogroup STM32F0xx_LL_Driver - 31:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 2 - - - 32:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 33:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 34:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @addtogroup UTILS_LL - 35:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - 36:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 37:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 38:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Private types -------------------------------------------------------------*/ - 39:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Private variables ---------------------------------------------------------*/ - 40:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Private constants ---------------------------------------------------------*/ - 41:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Constants - 42:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - 43:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 44:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 45:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Defines used for PLL range */ - 46:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define UTILS_PLL_OUTPUT_MIN 16000000U /*!< Frequency min for PLL output, in Hz * - 47:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define UTILS_PLL_OUTPUT_MAX 48000000U /*!< Frequency max for PLL output, in Hz */ - 48:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 49:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Defines used for HSE range */ - 50:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define UTILS_HSE_FREQUENCY_MIN 4000000U /*!< Frequency min for HSE frequency, in Hz * - 51:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define UTILS_HSE_FREQUENCY_MAX 32000000U /*!< Frequency max for HSE frequency, in Hz * - 52:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 53:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Defines used for FLASH latency according to SYSCLK Frequency */ - 54:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define UTILS_LATENCY1_FREQ 24000000U /*!< SYSCLK frequency to set FLASH latency 1 * - 55:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 56:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @} - 57:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 58:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Private macros ------------------------------------------------------------*/ - 59:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Macros - 60:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - 61:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 62:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \ - 63:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2) \ - 64:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4) \ - 65:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8) \ - 66:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16) \ - 67:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64) \ - 68:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \ - 69:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \ - 70:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512)) - 71:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 72:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \ - 73:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_APB1_DIV_2) \ - 74:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_APB1_DIV_4) \ - 75:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_APB1_DIV_8) \ - 76:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_APB1_DIV_16)) - 77:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 78:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define IS_LL_UTILS_PLLMUL_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL_MUL_2) \ - 79:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_3) \ - 80:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_4) \ - 81:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_5) \ - 82:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_6) \ - 83:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_7) \ - 84:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_8) \ - 85:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_9) \ - 86:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_10) \ - 87:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_11) \ - 88:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_12) \ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 3 - - - 89:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_13) \ - 90:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_14) \ - 91:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_15) \ - 92:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__VALUE__) == LL_RCC_PLL_MUL_16)) - 93:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 94:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define IS_LL_UTILS_PREDIV_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PREDIV_DIV_1) || ((__VALUE__) - 95:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ((__VALUE__) == LL_RCC_PREDIV_DIV_3) || ((__VALUE__) - 96:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ((__VALUE__) == LL_RCC_PREDIV_DIV_5) || ((__VALUE__) - 97:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ((__VALUE__) == LL_RCC_PREDIV_DIV_7) || ((__VALUE__) - 98:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ((__VALUE__) == LL_RCC_PREDIV_DIV_9) || ((__VALUE__) - 99:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ((__VALUE__) == LL_RCC_PREDIV_DIV_11) || ((__VALUE__) - 100:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ((__VALUE__) == LL_RCC_PREDIV_DIV_13) || ((__VALUE__) - 101:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ((__VALUE__) == LL_RCC_PREDIV_DIV_15) || ((__VALUE__) - 102:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 103:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((UTILS_PLL_OUTPUT_MIN <= (__VALUE__)) && ((__VALUE__) - 104:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 105:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 106:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \ - 107:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF)) - 108:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 109:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #define IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ( - 110:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 111:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @} - 112:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 113:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Private function prototypes -----------------------------------------------*/ - 114:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @defgroup UTILS_LL_Private_Functions UTILS Private functions - 115:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - 116:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 117:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, - 118:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct); - 119:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDe - 120:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** static ErrorStatus UTILS_PLL_IsBusy(void); - 121:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 122:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @} - 123:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 124:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 125:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Exported functions --------------------------------------------------------*/ - 126:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @addtogroup UTILS_LL_Exported_Functions - 127:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - 128:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 129:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 130:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @addtogroup UTILS_LL_EF_DELAY - 131:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - 132:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 133:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 134:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 135:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief This function configures the Cortex-M SysTick source to have 1ms time base. - 136:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note When a RTOS is used, it is recommended to avoid changing the Systick - 137:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * configuration by calling this function, for a delay use rather osDelay RTOS service. - 138:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param HCLKFrequency HCLK frequency in Hz - 139:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_Get - 140:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval None - 141:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 142:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** void LL_Init1msTick(uint32_t HCLKFrequency) - 143:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 144:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Use frequency provided in argument */ - 145:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_InitTick(HCLKFrequency, 1000U); - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 4 - - - 146:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 147:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 148:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 149:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief This function provides accurate delay (in milliseconds) based - 150:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * on SysTick counter flag - 151:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note When a RTOS is used, it is recommended to avoid using blocking delay - 152:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * and use rather osDelay service. - 153:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note To respect 1ms timebase, user should call @ref LL_Init1msTick function which - 154:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * will configure Systick to 1ms - 155:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param Delay specifies the delay time length, in milliseconds. - 156:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval None - 157:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 158:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** void LL_mDelay(uint32_t Delay) - 159:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 160:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** __IO uint32_t tmp = SysTick->CTRL; /* Clear the COUNTFLAG first */ - 161:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Add this code to indicate that local variable is not used */ - 162:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ((void)tmp); - 163:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 164:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Add a period to guaranty minimum wait */ - 165:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (Delay < LL_MAX_DELAY) - 166:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 167:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** Delay++; - 168:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 169:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 170:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (Delay) - 171:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 172:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U) - 173:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 174:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** Delay--; - 175:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 176:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 177:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 178:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 179:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 180:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @} - 181:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 182:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 183:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @addtogroup UTILS_EF_SYSTEM - 184:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief System Configuration functions - 185:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - 186:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** @verbatim - 187:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** =============================================================================== - 188:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ##### System Configuration functions ##### - 189:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** =============================================================================== - 190:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** [..] - 191:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** System, AHB and APB buses clocks configuration - 192:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 193:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 48000000 Hz. - 194:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** @endverbatim - 195:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** @internal - 196:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** Depending on the SYSCLK frequency, the flash latency should be adapted accordingly: - 197:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** (++) +-----------------------------------------------+ - 198:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** (++) | Latency | SYSCLK clock frequency (MHz) | - 199:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** (++) |---------------|-------------------------------| - 200:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** (++) |0WS(1CPU cycle)| 0 < SYSCLK <= 24 | - 201:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** (++) |---------------|-------------------------------| - 202:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** (++) |1WS(2CPU cycle)| 24 < SYSCLK <= 48 | - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 5 - - - 203:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** (++) +-----------------------------------------------+ - 204:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** @endinternal - 205:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - 206:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 207:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 208:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 209:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief This function sets directly SystemCoreClock CMSIS variable. - 210:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note Variable can be calculated also through SystemCoreClockUpdate function. - 211:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro) - 212:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval None - 213:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 214:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** void LL_SetSystemCoreClock(uint32_t HCLKFrequency) - 215:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 216:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* HCLK clock frequency */ - 217:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** SystemCoreClock = HCLKFrequency; - 218:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 219:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 220:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 221:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief Update number of Flash wait states in line with new frequency and current - 222:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** voltage range. - 223:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param Frequency SYSCLK frequency - 224:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval An ErrorStatus enumeration value: - 225:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - SUCCESS: Latency has been modified - 226:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - ERROR: Latency cannot be modified - 227:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 228:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #if defined(FLASH_ACR_LATENCY) - 229:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus LL_SetFlashLatency(uint32_t Frequency) - 230:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 231:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t timeout; - 232:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t getlatency; - 233:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t latency; - 234:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 235:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 236:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Frequency cannot be equal to 0 */ - 237:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (Frequency == 0U) - 238:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 239:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = ERROR; - 240:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 241:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** else - 242:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 243:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (Frequency > UTILS_LATENCY1_FREQ) - 244:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 245:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* 24 < SYSCLK <= 48 => 1WS (2 CPU cycles) */ - 246:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** latency = LL_FLASH_LATENCY_1; - 247:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 248:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** else - 249:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 250:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* else SYSCLK < 24MHz default LL_FLASH_LATENCY_0 0WS */ - 251:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** latency = LL_FLASH_LATENCY_0; - 252:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 253:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (status != ERROR) - 254:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 255:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_FLASH_SetLatency(latency); - 256:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 257:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check that the new number of wait states is taken into account to access the Flash - 258:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** memory by reading the FLASH_ACR register */ - 259:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** timeout = 2; - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 6 - - - 260:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** do - 261:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 262:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Wait for Flash latency to be updated */ - 263:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** getlatency = LL_FLASH_GetLatency(); - 264:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** timeout--; - 265:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } while ((getlatency != latency) && (timeout > 0)); - 266:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 267:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if(getlatency != latency) - 268:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 269:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = ERROR; - 270:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 271:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** else - 272:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 273:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = SUCCESS; - 274:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 275:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 276:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 277:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 278:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** return status; - 279:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 280:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */ - 281:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 282:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 283:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief This function configures system clock with HSI as clock source of the PLL - 284:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note The application need to ensure that PLL is disabled. - 285:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note Function is based on the following formula: - 286:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - PLL output frequency = ((HSI frequency / PREDIV) * PLLMUL) - 287:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - PREDIV: Set to 2 for few devices - 288:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - PLLMUL: The application software must set correctly the PLL multiplication factor to - 289:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * be in the range 16-48MHz - 290:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note FLASH latency can be modified through this function. - 291:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains - 292:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the configuration information for the PLL. - 293:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains - 294:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the configuration information for the BUS prescalers. - 295:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval An ErrorStatus enumeration value: - 296:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - SUCCESS: Max frequency configuration done - 297:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - ERROR: Max frequency configuration not done - 298:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 299:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, - 300:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) - 301:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 302:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 303:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t pllfreq = 0U; - 304:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 305:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check if one of the PLL is enabled */ - 306:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (UTILS_PLL_IsBusy() == SUCCESS) - 307:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 308:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 309:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check PREDIV value */ - 310:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv)); - 311:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 312:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Force PREDIV value to 2 */ - 313:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** UTILS_PLLInitStruct->Prediv = LL_RCC_PREDIV_DIV_2; - 314:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - 315:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Calculate the new PLL output frequency */ - 316:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct); - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 7 - - - 317:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 318:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Enable HSI if not enabled */ - 319:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (LL_RCC_HSI_IsReady() != 1U) - 320:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 321:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_HSI_Enable(); - 322:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_HSI_IsReady() != 1U) - 323:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 324:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Wait for HSI ready */ - 325:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 326:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 327:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 328:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Configure PLL */ - 329:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 330:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitStr - 331:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 332:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, UTILS_PLLInitStruct->PLLMul); - 333:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - 334:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 335:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Enable PLL and switch system clock to PLL */ - 336:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); - 337:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 338:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** else - 339:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 340:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Current PLL configuration cannot be modified */ - 341:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = ERROR; - 342:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 343:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 344:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** return status; - 345:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 346:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 347:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #if defined(RCC_CFGR_SW_HSI48) - 348:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 349:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief This function configures system clock with HSI48 as clock source of the PLL - 350:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note The application need to ensure that PLL is disabled. - 351:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note Function is based on the following formula: - 352:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - PLL output frequency = ((HSI48 frequency / PREDIV) * PLLMUL) - 353:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - PLLMUL: The application software must set correctly the PLL multiplication factor to - 354:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * be in the range 16-48MHz - 355:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains - 356:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the configuration information for the PLL. - 357:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains - 358:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the configuration information for the BUS prescalers. - 359:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval An ErrorStatus enumeration value: - 360:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - SUCCESS: Max frequency configuration done - 361:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - ERROR: Max frequency configuration not done - 362:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 363:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSI48(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, - 364:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) - 365:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 366:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 367:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t pllfreq = 0U; - 368:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 369:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check if one of the PLL is enabled */ - 370:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (UTILS_PLL_IsBusy() == SUCCESS) - 371:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 372:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check PREDIV value */ - 373:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv)); - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 8 - - - 374:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 375:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Calculate the new PLL output frequency */ - 376:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** pllfreq = UTILS_GetPLLOutputFrequency(HSI48_VALUE, UTILS_PLLInitStruct); - 377:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 378:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Enable HSI48 if not enabled */ - 379:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (LL_RCC_HSI48_IsReady() != 1U) - 380:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 381:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_HSI48_Enable(); - 382:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_HSI48_IsReady() != 1U) - 383:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 384:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Wait for HSI48 ready */ - 385:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 386:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 387:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 388:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Configure PLL */ - 389:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI48, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitS - 390:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 391:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Enable PLL and switch system clock to PLL */ - 392:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); - 393:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 394:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** else - 395:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 396:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Current PLL configuration cannot be modified */ - 397:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = ERROR; - 398:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 399:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 400:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** return status; - 401:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 402:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 403:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif /*RCC_CFGR_SW_HSI48*/ - 404:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 405:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief This function configures system clock with HSE as clock source of the PLL - 406:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note The application need to ensure that PLL is disabled. - 407:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note Function is based on the following formula: - 408:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - PLL output frequency = ((HSE frequency / PREDIV) * PLLMUL) - 409:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - PLLMUL: The application software must set correctly the PLL multiplication factor to - 410:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * be in the range 16-48MHz - 411:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @note FLASH latency can be modified through this function. - 412:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param HSEFrequency Value between Min_Data = 4000000 and Max_Data = 32000000 - 413:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param HSEBypass This parameter can be one of the following values: - 414:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @arg @ref LL_UTILS_HSEBYPASS_ON - 415:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @arg @ref LL_UTILS_HSEBYPASS_OFF - 416:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains - 417:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the configuration information for the PLL. - 418:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains - 419:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the configuration information for the BUS prescalers. - 420:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval An ErrorStatus enumeration value: - 421:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - SUCCESS: Max frequency configuration done - 422:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - ERROR: Max frequency configuration not done - 423:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 424:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass, - 425:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_Clk - 426:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 427:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 428:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t pllfreq = 0U; - 429:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 430:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check the parameters */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 9 - - - 431:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency)); - 432:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass)); - 433:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 434:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check if one of the PLL is enabled */ - 435:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (UTILS_PLL_IsBusy() == SUCCESS) - 436:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 437:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check PREDIV value */ - 438:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 439:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv)); - 440:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 441:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->Prediv)); - 442:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - 443:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 444:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Calculate the new PLL output frequency */ - 445:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** pllfreq = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct); - 446:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 447:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Enable HSE if not enabled */ - 448:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (LL_RCC_HSE_IsReady() != 1U) - 449:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 450:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check if need to enable HSE bypass feature or not */ - 451:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (HSEBypass == LL_UTILS_HSEBYPASS_ON) - 452:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 453:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_HSE_EnableBypass(); - 454:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 455:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** else - 456:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 457:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_HSE_DisableBypass(); - 458:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 459:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 460:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Enable HSE */ - 461:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_HSE_Enable(); - 462:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_HSE_IsReady() != 1U) - 463:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 464:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Wait for HSE ready */ - 465:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 466:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 467:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 468:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Configure PLL */ - 469:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 470:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitS - 471:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 472:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_PLL_ConfigDomain_SYS((RCC_CFGR_PLLSRC_HSE_PREDIV | UTILS_PLLInitStruct->Prediv), UTILS_P - 473:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - 474:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 475:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Enable PLL and switch system clock to PLL */ - 476:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); - 477:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 478:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** else - 479:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 480:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Current PLL configuration cannot be modified */ - 481:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = ERROR; - 482:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 483:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 484:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** return status; - 485:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 486:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 487:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 10 - - - 488:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @} - 489:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 490:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 491:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 492:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @} - 493:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 494:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 495:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** @addtogroup UTILS_LL_Private_Functions - 496:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @{ - 497:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 498:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 499:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief Function to check that PLL can be modified - 500:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param PLL_InputFrequency PLL input frequency (in Hz) - 501:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains - 502:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the configuration information for the PLL. - 503:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval PLL output frequency (in Hz) - 504:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 505:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *U - 506:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 28 .loc 1 506 1 view -0 - 29 .cfi_startproc - 30 @ args = 0, pretend = 0, frame = 0 - 31 @ frame_needed = 0, uses_anonymous_args = 0 - 32 .loc 1 506 1 is_stmt 0 view .LVU1 - 33 0000 70B5 push {r4, r5, r6, lr} - 34 .LCFI0: - 35 .cfi_def_cfa_offset 16 - 36 .cfi_offset 4, -16 - 37 .cfi_offset 5, -12 - 38 .cfi_offset 6, -8 - 39 .cfi_offset 14, -4 - 40 0002 0D00 movs r5, r1 - 507:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t pllfreq = 0U; - 41 .loc 1 507 3 is_stmt 1 view .LVU2 - 42 .LVL1: - 508:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 509:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check the parameters */ - 510:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_PLLMUL_VALUE(UTILS_PLLInitStruct->PLLMul)); - 43 .loc 1 510 3 view .LVU3 - 511:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 512:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check different PLL parameters according to RM */ - 513:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* The application software must set correctly the PLL multiplication factor to - 514:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** be in the range 16-48MHz */ - 515:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 516:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency, UTILS_PLLInitStruct->PLLMul, UTILS_PLLIni - 44 .loc 1 516 3 view .LVU4 - 45 .loc 1 516 13 is_stmt 0 view .LVU5 - 46 0004 0F24 movs r4, #15 - 47 0006 4968 ldr r1, [r1, #4] - 48 .LVL2: - 49 .loc 1 516 13 view .LVU6 - 50 0008 2140 ands r1, r4 - 51 000a 0131 adds r1, r1, #1 - 52 000c FFF7FEFF bl __aeabi_uidiv - 53 .LVL3: - 54 .loc 1 516 13 view .LVU7 - 55 0010 2B68 ldr r3, [r5] - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 11 - - - 56 0012 9B0C lsrs r3, r3, #18 - 57 0014 1C40 ands r4, r3 - 58 0016 0234 adds r4, r4, #2 - 59 .loc 1 516 11 view .LVU8 - 60 0018 6043 muls r0, r4 - 61 .LVL4: - 517:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 518:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency / (UTILS_PLLInitStruct->Prediv + 1U), UTIL - 519:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - 520:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq)); - 62 .loc 1 520 3 is_stmt 1 view .LVU9 - 521:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 522:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** return pllfreq; - 63 .loc 1 522 3 view .LVU10 - 523:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 64 .loc 1 523 1 is_stmt 0 view .LVU11 - 65 @ sp needed - 66 .LVL5: - 67 .loc 1 523 1 view .LVU12 - 68 001a 70BD pop {r4, r5, r6, pc} - 69 .cfi_endproc - 70 .LFE193: - 72 .section .text.UTILS_PLL_IsBusy,"ax",%progbits - 73 .align 1 - 74 .syntax unified - 75 .code 16 - 76 .thumb_func - 77 .fpu softvfp - 79 UTILS_PLL_IsBusy: - 80 .LFB194: - 524:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 525:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 526:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief Function to check that PLL can be modified - 527:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval An ErrorStatus enumeration value: - 528:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - SUCCESS: PLL modification can be done - 529:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - ERROR: PLL is busy - 530:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 531:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** static ErrorStatus UTILS_PLL_IsBusy(void) - 532:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 81 .loc 1 532 1 is_stmt 1 view -0 - 82 .cfi_startproc - 83 @ args = 0, pretend = 0, frame = 0 - 84 @ frame_needed = 0, uses_anonymous_args = 0 - 85 @ link register save eliminated. - 533:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 86 .loc 1 533 3 view .LVU14 - 87 .LVL6: - 534:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 535:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Check if PLL is busy*/ - 536:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (LL_RCC_PLL_IsReady() != 0U) - 88 .loc 1 536 3 view .LVU15 - 89 .LBB52: - 90 .LBI52: - 91 .file 2 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @file stm32f0xx_ll_rcc.h - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 12 - - - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Header file of RCC LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @attention - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** *

© Copyright (c) 2016 STMicroelectronics. - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * All rights reserved.

- 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * This software component is licensed by ST under BSD 3-Clause license, - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * the "License"; You may not use this file except in compliance with the - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * License. You may obtain a copy of the License at: - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * opensource.org/licenses/BSD-3-Clause - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ****************************************************************************** - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #ifndef __STM32F0xx_LL_RCC_H - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __STM32F0xx_LL_RCC_H - 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #ifdef __cplusplus - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** extern "C" { - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/ - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #include "stm32f0xx.h" - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @addtogroup STM32F0xx_LL_Driver - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC) - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/ - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/ - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/ - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Defines used for the bit position in the register and perform offsets*/ - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HPRE (uint32_t)4U /*!< field position in register RCC_CFGR */ - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_PPRE1 (uint32_t)8U /*!< field position in register RCC_CFGR */ - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_PLLMUL (uint32_t)18U /*!< field position in register RCC_CFGR */ - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSICAL (uint32_t)8U /*!< field position in register RCC_CR */ - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSITRIM (uint32_t)3U /*!< field position in register RCC_CR */ - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI14TRIM (uint32_t)3U /*!< field position in register RCC_CR2 */ - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI14CAL (uint32_t)8U /*!< field position in register RCC_CR2 */ - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_HSI48CAL (uint32_t)24U /*!< field position in register RCC_CR2 */ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART1SW (uint32_t)0U /*!< field position in register RCC_CFGR3 */ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART2SW (uint32_t)16U /*!< field position in register RCC_CFGR3 */ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define RCC_POSITION_USART3SW (uint32_t)18U /*!< field position in register RCC_CFGR3 */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 13 - - - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/ - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/ - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/ - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief RCC Clocks Frequency Structure - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** typedef struct - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t SYSCLK_Frequency; /*!< SYSCLK clock frequency */ - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t HCLK_Frequency; /*!< HCLK clock frequency */ - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** uint32_t PCLK1_Frequency; /*!< PCLK1 clock frequency */ - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef; - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */ - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/ - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Defines used to adapt values of different oscillators - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note These values could be modified in the user environment according to - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HW set-up. - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSE_VALUE) - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSE_VALUE 8000000U /*!< Value of the HSE oscillator in Hz */ - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSE_VALUE */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 14 - - - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSI_VALUE) - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSI_VALUE 8000000U /*!< Value of the HSI oscillator in Hz */ - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSI_VALUE */ - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (LSE_VALUE) - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LSE_VALUE 32768U /*!< Value of the LSE oscillator in Hz */ - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* LSE_VALUE */ - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (LSI_VALUE) - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LSI_VALUE 32000U /*!< Value of the LSI oscillator in Hz */ - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* LSI_VALUE */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if !defined (HSI48_VALUE) - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define HSI48_VALUE 48000000U /*!< Value of the HSI48 oscillator in Hz */ - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* HSI48_VALUE */ - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Flags defines which can be used with LL_RCC_WriteReg function - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC /*!< LSI Ready Interrupt Clear */ - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC RCC_CIR_LSERDYC /*!< LSE Ready Interrupt Clear */ - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC /*!< HSI Ready Interrupt Clear */ - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC RCC_CIR_HSERDYC /*!< HSE Ready Interrupt Clear */ - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC /*!< PLL Ready Interrupt Clear */ - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYC RCC_CIR_HSI14RDYC /*!< HSI14 Ready Interrupt Clear */ - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYC RCC_CIR_HSI48RDYC /*!< HSI48 Ready Interrupt Clear */ - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC RCC_CIR_CSSC /*!< Clock Security System Interrupt - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Flags defines which can be used with LL_RCC_ReadReg function - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF /*!< LSI Ready Interrupt flag */ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF RCC_CIR_LSERDYF /*!< LSE Ready Interrupt flag */ - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF /*!< HSI Ready Interrupt flag */ - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF RCC_CIR_HSERDYF /*!< HSE Ready Interrupt flag */ - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF /*!< PLL Ready Interrupt flag */ - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYF RCC_CIR_HSI14RDYF /*!< HSI14 Ready Interrupt flag */ - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYF RCC_CIR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF RCC_CIR_CSSF /*!< Clock Security System Interrupt f - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF /*!< OBL reset flag */ - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF RCC_CSR_PINRSTF /*!< PIN reset flag */ - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF RCC_CSR_PORRSTF /*!< POR/PDR reset flag */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 15 - - - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF /*!< Software Reset flag */ - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF /*!< Independent Watchdog reset f - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF /*!< Window watchdog reset flag * - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF /*!< Low-Power reset flag */ - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CSR_V18PWRRSTF) - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CSR_V18PWRRSTF RCC_CSR_V18PWRRSTF /*!< Reset flag of the 1.8 V doma - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CSR_V18PWRRSTF */ - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief IT defines which can be used with LL_RCC_ReadReg and LL_RCC_WriteReg functions - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE /*!< LSI Ready Interrupt Enable */ - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE /*!< LSE Ready Interrupt Enable */ - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE /*!< HSI Ready Interrupt Enable */ - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE /*!< HSE Ready Interrupt Enable */ - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE /*!< PLL Ready Interrupt Enable */ - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI14RDYIE RCC_CIR_HSI14RDYIE /*!< HSI14 Ready Interrupt Enable * - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CIR_HSI48RDYIE RCC_CIR_HSI48RDYIE /*!< HSI48 Ready Interrupt Enable * - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE LSE oscillator drive capability - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW ((uint32_t)0x00000000U) /*!< Xtal mode lower driving cap - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium low driving capa - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium high driving cap - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< Xtal mode higher driving capabili - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE System clock switch - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI RCC_CFGR_SW_HSI /*!< HSI selection as system clock */ - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE RCC_CFGR_SW_HSE /*!< HSE selection as system clock */ - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL RCC_CFGR_SW_PLL /*!< PLL selection as system clock */ - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SW_HSI48) - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI48 RCC_CFGR_SW_HSI48 /*!< HSI48 selection as system clock - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SW_HSI48 */ - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS System clock switch status - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI /*!< HSI used as system clock */ - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE /*!< HSE used as system clock */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 16 - - - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL RCC_CFGR_SWS_PLL /*!< PLL used as system clock */ - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SWS_HSI48) - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 RCC_CFGR_SWS_HSI48 /*!< HSI48 used as system clock */ - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SWS_HSI48 */ - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV AHB prescaler - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2 RCC_CFGR_HPRE_DIV2 /*!< SYSCLK divided by 2 */ - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */ - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */ - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16 RCC_CFGR_HPRE_DIV16 /*!< SYSCLK divided by 16 */ - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64 RCC_CFGR_HPRE_DIV64 /*!< SYSCLK divided by 64 */ - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128 RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */ - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */ - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512 RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */ - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV APB low-speed prescaler (APB1) - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE_DIV1 /*!< HCLK not divided */ - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE_DIV2 /*!< HCLK divided by 2 */ - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE_DIV4 /*!< HCLK divided by 4 */ - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE_DIV8 /*!< HCLK divided by 8 */ - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16 RCC_CFGR_PPRE_DIV16 /*!< HCLK divided by 16 */ - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE MCO1 SOURCE selection - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK /*!< MCO output disabled, n - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI14 RCC_CFGR_MCOSEL_HSI14 /*!< HSI14 oscillator clock - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_SYSCLK /*!< SYSCLK selection as MC - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI RCC_CFGR_MCOSEL_HSI /*!< HSI selection as MCO s - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_HSE /*!< HSE selection as MCO s - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI RCC_CFGR_MCOSEL_LSI /*!< LSI selection as MCO s - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE RCC_CFGR_MCOSEL_LSE /*!< LSE selection as MCO s - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOSEL_HSI48) - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCOSEL_HSI48 /*!< HSI48 selection as MCO - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOSEL_HSI48 */ - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2 RCC_CFGR_MCOSEL_PLL_DIV2 /*!< PLL clock divided by 2 - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV) - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) /*!< PLL - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */ - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 17 - - - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV MCO1 prescaler - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1 ((uint32_t)0x00000000U)/*!< MCO Clock divided by 1 */ - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE) - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO Clock divided by 2 */ - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO Clock divided by 4 */ - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO Clock divided by 8 */ - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */ - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32 RCC_CFGR_MCOPRE_DIV32 /*!< MCO Clock divided by 32 */ - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64 RCC_CFGR_MCOPRE_DIV64 /*!< MCO Clock divided by 64 */ - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128 RCC_CFGR_MCOPRE_DIV128 /*!< MCO Clock divided by 128 */ - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */ - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER) - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO 0x00000000U /*!< No clock enabled for the periphera - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA 0xFFFFFFFFU /*!< Frequency cannot be provided as ex - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */ - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USA - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW) - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USA - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */ - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW) - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USA - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */ - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI RCC_CFGR3_I2C1SW_HSI /*!< HSI oscillator clock used a - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK RCC_CFGR3_I2C1SW_SYSCLK /*!< System clock selected as I2 - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 18 - - - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV244 RCC_CFGR3_CECSW_HSI_DIV244 /*!< HSI clock divided by 244 - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE RCC_CFGR3_CECSW_LSE /*!< LSE clock selected as HD - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USBSW_HSI48) - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48 RCC_CFGR3_USBSW_HSI48 /*!< HSI48 oscillator clock used - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_NONE ((uint32_t)0x00000000) /*!< USB Clock disabled */ - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /*RCC_CFGR3_USBSW_HSI48*/ - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL RCC_CFGR3_USBSW_PLLCLK /*!< PLL selected as USB clock s - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE RCC_POSITION_USART1SW /*!< USART1 Clock source selection - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW) - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE RCC_POSITION_USART2SW /*!< USART2 Clock source selection - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */ - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW) - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE RCC_POSITION_USART3SW /*!< USART3 Clock source selection - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */ - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE RCC_CFGR3_I2C1SW /*!< I2C1 Clock source selection */ - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 19 - - - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE RCC_CFGR3_CECSW /*!< CEC Clock source selecti - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE RCC_CFGR3_USBSW /*!< USB Clock source selection - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE RTC clock source selection - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RTC - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used a - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used a - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divide - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2 RCC_CFGR_PLLMUL2 /*!< PLL input clock*2 */ - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3 RCC_CFGR_PLLMUL3 /*!< PLL input clock*3 */ - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4 RCC_CFGR_PLLMUL4 /*!< PLL input clock*4 */ - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5 RCC_CFGR_PLLMUL5 /*!< PLL input clock*5 */ - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6 RCC_CFGR_PLLMUL6 /*!< PLL input clock*6 */ - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7 RCC_CFGR_PLLMUL7 /*!< PLL input clock*7 */ - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8 RCC_CFGR_PLLMUL8 /*!< PLL input clock*8 */ - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9 RCC_CFGR_PLLMUL9 /*!< PLL input clock*9 */ - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10 RCC_CFGR_PLLMUL10 /*!< PLL input clock*10 */ - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11 RCC_CFGR_PLLMUL11 /*!< PLL input clock*11 */ - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12 RCC_CFGR_PLLMUL12 /*!< PLL input clock*12 */ - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13 RCC_CFGR_PLLMUL13 /*!< PLL input clock*13 */ - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14 RCC_CFGR_PLLMUL14 /*!< PLL input clock*14 */ - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15 RCC_CFGR_PLLMUL15 /*!< PLL input clock*15 */ - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16 RCC_CFGR_PLLMUL16 /*!< PLL input clock*16 */ - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE 0x00000000U /*!< No cl - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE RCC_CFGR_PLLSRC_HSE_PREDIV /*!< HSE/P - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI RCC_CFGR_PLLSRC_HSI_PREDIV /*!< HSI/P - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_SW_HSI48) - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 20 - - - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI48 RCC_CFGR_PLLSRC_HSI48_PREDIV /*!< HSI48 - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_SW_HSI48 */ - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2 RCC_CFGR_PLLSRC_HSI_DIV2 /*!< HSI c - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1) - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2) - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3) - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4) - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5) - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6) - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7) - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8) - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9) - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10) - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11) - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12) - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13) - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14) - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15) - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16) - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1 RCC_CFGR2_PREDIV_DIV1 /*!< PREDIV input clock not divi - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2 RCC_CFGR2_PREDIV_DIV2 /*!< PREDIV input clock divided - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3 RCC_CFGR2_PREDIV_DIV3 /*!< PREDIV input clock divided - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4 RCC_CFGR2_PREDIV_DIV4 /*!< PREDIV input clock divided - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5 RCC_CFGR2_PREDIV_DIV5 /*!< PREDIV input clock divided - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6 RCC_CFGR2_PREDIV_DIV6 /*!< PREDIV input clock divided - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7 RCC_CFGR2_PREDIV_DIV7 /*!< PREDIV input clock divided - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8 RCC_CFGR2_PREDIV_DIV8 /*!< PREDIV input clock divided - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9 RCC_CFGR2_PREDIV_DIV9 /*!< PREDIV input clock divided - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10 RCC_CFGR2_PREDIV_DIV10 /*!< PREDIV input clock divided - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11 RCC_CFGR2_PREDIV_DIV11 /*!< PREDIV input clock divided - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12 RCC_CFGR2_PREDIV_DIV12 /*!< PREDIV input clock divided - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13 RCC_CFGR2_PREDIV_DIV13 /*!< PREDIV input clock divided - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14 RCC_CFGR2_PREDIV_DIV14 /*!< PREDIV input clock divided - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15 RCC_CFGR2_PREDIV_DIV15 /*!< PREDIV input clock divided - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16 RCC_CFGR2_PREDIV_DIV16 /*!< PREDIV input clock divided - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/ - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 21 - - - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Write a value in RCC register - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __REG__ Register to be written - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __VALUE__ Value to be written in the register - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__)) - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Read a value in RCC register - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __REG__ Register to be read - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Register value - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__) - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PLLCLK frequency - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetMultiplicator() - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * , @ref LL_RCC_PLL_GetPrediv()); - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI/HSI48) - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLMUL__ This parameter can be one of the following values: - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLPREDIV__ This parameter can be one of the following values: - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_1 - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_2 - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_3 - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_4 - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_5 - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_6 - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_7 - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_8 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 22 - - - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_9 - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_10 - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_11 - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_12 - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_13 - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_14 - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_15 - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_16 - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PLL clock frequency (in Hz) - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \ - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** (((__INPUTFREQ__) / ((((__PLLPREDIV__) & RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) & RC - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PLLCLK frequency - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv / HSI div 2) - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __PLLMUL__ This parameter can be one of the following values: - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PLL clock frequency (in Hz) - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \ - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U)) - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the HCLK frequency - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler()) - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK) - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __AHBPRESCALER__ This parameter can be one of the following values: - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_1 - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_2 - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_4 - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_8 - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_16 - 624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_64 - 625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_128 - 626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_256 - 627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_512 - 628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval HCLK clock frequency (in Hz) - 629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 23 - - - 631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Helper macro to calculate the PCLK1 frequency (ABP1) - 634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler - 635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler()) - 636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __HCLKFREQ__ HCLK frequency - 637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param __APB1PRESCALER__ This parameter can be one of the following values: - 638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_1 - 639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_2 - 640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_4 - 641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_8 - 642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_16 - 643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval PCLK1 clock frequency (in Hz) - 644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[ - 646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/ - 656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions - 657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE - 661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable the Clock Security System. - 666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR CSSON LL_RCC_HSE_EnableCSS - 667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void) - 670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_CSSON); - 672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable the Clock Security System. - 676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Cannot be disabled in HSE is ready (only by hardware) - 677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR CSSON LL_RCC_HSE_DisableCSS - 678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void) - 681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_CSSON); - 683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSE external oscillator (HSE Bypass) - 687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 24 - - - 688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void) - 691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSEBYP); - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSE external oscillator (HSE Bypass) - 697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass - 698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void) - 701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); - 703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSE crystal oscillator (HSE ON) - 707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEON LL_RCC_HSE_Enable - 708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void) - 711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSEON); - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSE crystal oscillator (HSE ON) - 717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSEON LL_RCC_HSE_Disable - 718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void) - 721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSEON); - 723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSE oscillator Ready - 727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSERDY LL_RCC_HSE_IsReady - 728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void) - 731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)); - 733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI - 740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI oscillator - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 25 - - - 745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSION LL_RCC_HSI_Enable - 746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void) - 749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_HSION); - 751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI oscillator - 755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSION LL_RCC_HSI_Disable - 756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void) - 759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_HSION); - 761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI clock is ready - 765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSIRDY LL_RCC_HSI_IsReady - 766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) - 769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)); - 771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI Calibration value - 775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note When HSITRIM is written, HSICAL is updated with the sum of - 776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HSITRIM and the factory trim value - 777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSICAL LL_RCC_HSI_GetCalibration - 778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0xFF - 779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void) - 781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos); - 783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set HSI Calibration trimming - 787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note user-programmable trimming value that is added to the HSICAL - 788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Default value is 16, which, when added to the HSICAL value, - 789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * should trim the HSI to 16 MHz +/- 1 % - 790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSITRIM LL_RCC_HSI_SetCalibTrimming - 791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Value between Min_Data = 0x00 and Max_Data = 0x1F - 792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 794:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) - 795:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 796:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos); - 797:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 798:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 799:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 800:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI Calibration trimming - 801:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR HSITRIM LL_RCC_HSI_GetCalibTrimming - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 26 - - - 802:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 803:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 804:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void) - 805:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 806:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos); - 807:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 808:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 809:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 810:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 811:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 812:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 813:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT) - 814:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48 - 815:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 816:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 817:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 818:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 819:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI48 - 820:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48ON LL_RCC_HSI48_Enable - 821:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 822:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 823:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void) - 824:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 825:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI48ON); - 826:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 827:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 828:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 829:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI48 - 830:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48ON LL_RCC_HSI48_Disable - 831:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 832:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 833:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void) - 834:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 835:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI48ON); - 836:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 837:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 838:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 839:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI48 oscillator Ready - 840:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48RDY LL_RCC_HSI48_IsReady - 841:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 842:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void) - 844:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR2, RCC_CR2_HSI48RDY) == (RCC_CR2_HSI48RDY)); - 846:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 847:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 848:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 849:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI48 Calibration value - 850:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI48CAL LL_RCC_HSI48_GetCalibration - 851:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0xFF - 852:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 853:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void) - 854:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 855:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI48CAL) >> RCC_POSITION_HSI48CAL); - 856:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 857:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 858:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 27 - - - 859:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 860:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 861:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 862:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */ - 863:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 864:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI14 HSI14 - 865:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 866:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 867:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 868:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 869:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable HSI14 - 870:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14ON LL_RCC_HSI14_Enable - 871:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 872:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 873:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_Enable(void) - 874:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 875:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI14ON); - 876:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 877:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 878:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 879:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable HSI14 - 880:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14ON LL_RCC_HSI14_Disable - 881:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 882:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 883:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_Disable(void) - 884:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 885:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14ON); - 886:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 887:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 888:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 889:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if HSI14 oscillator Ready - 890:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14RDY LL_RCC_HSI14_IsReady - 891:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). - 892:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 893:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_IsReady(void) - 894:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 895:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR2, RCC_CR2_HSI14RDY) == (RCC_CR2_HSI14RDY)); - 896:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 897:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 898:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 899:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief ADC interface can turn on the HSI14 oscillator - 900:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14DIS LL_RCC_HSI14_EnableADCControl - 901:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 902:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 903:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_EnableADCControl(void) - 904:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 905:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14DIS); - 906:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 907:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 908:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 909:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief ADC interface can not turn on the HSI14 oscillator - 910:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14DIS LL_RCC_HSI14_DisableADCControl - 911:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 912:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 913:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_DisableADCControl(void) - 914:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 915:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR2, RCC_CR2_HSI14DIS); - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 28 - - - 916:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 917:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 918:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 919:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set HSI14 Calibration trimming - 920:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note user-programmable trimming value that is added to the HSI14CAL - 921:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Default value is 16, which, when added to the HSI14CAL value, - 922:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * should trim the HSI14 to 14 MHz +/- 1 % - 923:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14TRIM LL_RCC_HSI14_SetCalibTrimming - 924:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Value between Min_Data = 0x00 and Max_Data = 0xFF - 925:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 926:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 927:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI14_SetCalibTrimming(uint32_t Value) - 928:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 929:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CR2, RCC_CR2_HSI14TRIM, Value << RCC_POSITION_HSI14TRIM); - 930:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 931:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 932:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 933:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI14 Calibration value - 934:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note When HSI14TRIM is written, HSI14CAL is updated with the sum of - 935:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * HSI14TRIM and the factory trim value - 936:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14TRIM LL_RCC_HSI14_GetCalibTrimming - 937:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 938:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 939:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibTrimming(void) - 940:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 941:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI14TRIM) >> RCC_POSITION_HSI14TRIM); - 942:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 943:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 944:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 945:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get HSI14 Calibration trimming - 946:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR2 HSI14CAL LL_RCC_HSI14_GetCalibration - 947:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - 948:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 949:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibration(void) - 950:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 951:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI14CAL) >> RCC_POSITION_HSI14CAL); - 952:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 953:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 954:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 955:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} - 956:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 957:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 958:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE - 959:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ - 960:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 961:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 962:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 963:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable Low Speed External (LSE) crystal. - 964:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEON LL_RCC_LSE_Enable - 965:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 966:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 967:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void) - 968:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 969:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); - 970:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 971:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 972:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 29 - - - 973:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable Low Speed External (LSE) crystal. - 974:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEON LL_RCC_LSE_Disable - 975:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 976:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 977:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void) - 978:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 979:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); - 980:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 981:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 982:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 983:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable external clock source (LSE bypass). - 984:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass - 985:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 986:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 987:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void) - 988:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 989:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); - 990:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 991:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 992:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - 993:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable external clock source (LSE bypass). - 994:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass - 995:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None - 996:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - 997:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void) - 998:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 999:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); -1000:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1001:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1002:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1003:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set LSE oscillator drive capability -1004:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note The oscillator is in Xtal mode when it is not in bypass mode. -1005:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEDRV LL_RCC_LSE_SetDriveCapability -1006:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param LSEDrive This parameter can be one of the following values: -1007:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_LOW -1008:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW -1009:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH -1010:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_HIGH -1011:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1012:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1013:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) -1014:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1015:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); -1016:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1017:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1018:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1019:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get LSE oscillator drive capability -1020:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability -1021:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1022:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_LOW -1023:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW -1024:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH -1025:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_LSEDRIVE_HIGH -1026:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1027:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void) -1028:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1029:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV)); - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 30 - - -1030:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1031:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1032:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1033:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if LSE oscillator Ready -1034:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady -1035:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1036:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1037:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) -1038:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)); -1040:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1041:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1042:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1043:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1044:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1045:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1046:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI -1047:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1048:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1049:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1050:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1051:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable LSI Oscillator -1052:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSION LL_RCC_LSI_Enable -1053:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1054:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1055:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void) -1056:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1057:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CSR, RCC_CSR_LSION); -1058:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1059:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1060:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1061:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable LSI Oscillator -1062:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSION LL_RCC_LSI_Disable -1063:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1064:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1065:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void) -1066:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1067:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CSR, RCC_CSR_LSION); -1068:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1069:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1070:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1071:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if LSI is Ready -1072:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady -1073:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1074:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1075:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void) -1076:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1077:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)); -1078:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1079:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1080:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1081:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1082:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1083:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1084:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System -1085:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1086:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 31 - - -1087:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1088:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1089:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure the system clock source -1090:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR SW LL_RCC_SetSysClkSource -1091:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Source This parameter can be one of the following values: -1092:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI -1093:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE -1094:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL -1095:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI48 (*) -1096:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1097:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1098:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1099:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) -1101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); -1103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get the system clock source -1107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR SWS LL_RCC_GetSysClkSource -1108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI -1110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE -1111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL -1112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*) -1113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) -1117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); -1119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set AHB prescaler -1123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler -1124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Prescaler This parameter can be one of the following values: -1125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_1 -1126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_2 -1127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_4 -1128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_8 -1129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_16 -1130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_64 -1131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_128 -1132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_256 -1133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_512 -1134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) -1137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler); -1139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set APB1 prescaler -1143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PPRE LL_RCC_SetAPB1Prescaler - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 32 - - -1144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Prescaler This parameter can be one of the following values: -1145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_1 -1146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_2 -1147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_4 -1148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_8 -1149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_16 -1150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) -1153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler); -1155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get AHB prescaler -1159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler -1160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_1 -1162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_2 -1163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_4 -1164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_8 -1165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_16 -1166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_64 -1167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_128 -1168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_256 -1169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_SYSCLK_DIV_512 -1170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) -1172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)); -1174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get APB1 prescaler -1178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PPRE LL_RCC_GetAPB1Prescaler -1179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_1 -1181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_2 -1182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_4 -1183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_8 -1184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_APB1_DIV_16 -1185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) -1187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE)); -1189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO -1196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure MCOx - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 33 - - -1201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR MCO LL_RCC_ConfigMCO\n -1202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR MCOPRE LL_RCC_ConfigMCO\n -1203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR PLLNODIV LL_RCC_ConfigMCO -1204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param MCOxSource This parameter can be one of the following values: -1205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK -1206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_HSI14 -1207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_SYSCLK -1208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_HSI -1209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_HSE -1210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_LSI -1211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_LSE -1212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*) -1213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK (*) -1214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2 -1215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param MCOxPrescaler This parameter can be one of the following values: -1218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_1 -1219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_2 (*) -1220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_4 (*) -1221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_8 (*) -1222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_16 (*) -1223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_32 (*) -1224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_64 (*) -1225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_MCO1_DIV_128 (*) -1226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler) -1231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE) -1233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV) -1234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE | RCC_CFGR_PLLNODIV, MCOxSource | MCOxPre -1235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else -1236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler); -1237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */ -1238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #else -1239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource); -1240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */ -1241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source -1248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure USARTx clock source -1253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 USART1SW LL_RCC_SetUSARTClockSource\n -1254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR3 USART2SW LL_RCC_SetUSARTClockSource\n -1255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR3 USART3SW LL_RCC_SetUSARTClockSource -1256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param USARTxSource This parameter can be one of the following values: -1257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 34 - - -1258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK -1259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE -1260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI -1261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*) -1262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*) -1263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*) -1264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*) -1265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) -1266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) -1267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) -1268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) -1269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource) -1274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource & 0xFF000000U) >> 24U)), (USARTxSou -1276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure I2Cx clock source -1280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 I2C1SW LL_RCC_SetI2CClockSource -1281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param I2CxSource This parameter can be one of the following values: -1282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI -1283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK -1284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource) -1287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR3, RCC_CFGR3_I2C1SW, I2CxSource); -1289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) -1292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure CEC clock source -1294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 CECSW LL_RCC_SetCECClockSource -1295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param CECxSource This parameter can be one of the following values: -1296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244 -1297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE -1298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource) -1301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR3, RCC_CFGR3_CECSW, CECxSource); -1303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ -1305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) -1307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure USB clock source -1309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 USBSW LL_RCC_SetUSBClockSource -1310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param USBxSource This parameter can be one of the following values: -1311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*) -1312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*) -1313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_PLL -1314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 35 - - -1315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource) -1319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR3, RCC_CFGR3_USBSW, USBxSource); -1321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ -1323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get USARTx clock source -1326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 USART1SW LL_RCC_GetUSARTClockSource\n -1327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR3 USART2SW LL_RCC_GetUSARTClockSource\n -1328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR3 USART3SW LL_RCC_GetUSARTClockSource -1329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param USARTx This parameter can be one of the following values: -1330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE -1331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE (*) -1332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE (*) -1333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 -1337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK -1338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE -1339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI -1340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*) -1341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*) -1342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*) -1343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*) -1344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) -1345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) -1346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) -1347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) -1348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx) -1352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U)); -1354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get I2Cx clock source -1358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 I2C1SW LL_RCC_GetI2CClockSource -1359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param I2Cx This parameter can be one of the following values: -1360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE -1361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI -1363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK -1364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx) -1366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR3, I2Cx)); -1368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(CEC) -1371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 36 - - -1372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get CEC clock source -1373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 CECSW LL_RCC_GetCECClockSource -1374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param CECx This parameter can be one of the following values: -1375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE -1376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244 -1378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE -1379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx) -1381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR3, CECx)); -1383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* CEC */ -1385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(USB) -1387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get USBx clock source -1389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR3 USBSW LL_RCC_GetUSBClockSource -1390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param USBx This parameter can be one of the following values: -1391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE -1392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*) -1394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*) -1395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_USB_CLKSOURCE_PLL -1396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices. -1398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx) -1400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->CFGR3, USBx)); -1402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #endif /* USB */ -1404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC -1410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Set RTC Clock Source -1415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Once the RTC clock source has been selected, it cannot be changed any more unless -1416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * the Backup domain is reset. The BDRST bit can be used to reset them. -1417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCSEL LL_RCC_SetRTCClockSource -1418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Source This parameter can be one of the following values: -1419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE -1420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE -1421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI -1422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 -1423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source) -1426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source); -1428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 37 - - -1429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Get RTC Clock Source -1432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource -1433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval Returned value can be one of the following values: -1434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE -1435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE -1436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI -1437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 -1438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void) -1440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)); -1442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable RTC -1446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCEN LL_RCC_EnableRTC -1447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void) -1450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN); -1452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable RTC -1456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCEN LL_RCC_DisableRTC -1457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void) -1460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN); -1462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if RTC has been enabled or not -1466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC -1467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void) -1470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)); -1472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Force the Backup domain reset -1476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset -1477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void) -1480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->BDCR, RCC_BDCR_BDRST); -1482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Release the Backup domain reset - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 38 - - -1486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset -1487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void) -1490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST); -1492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @} -1496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL -1499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @{ -1500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Enable PLL -1504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR PLLON LL_RCC_PLL_Enable -1505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void) -1508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** SET_BIT(RCC->CR, RCC_CR_PLLON); -1510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Disable PLL -1514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @note Cannot be disabled if the PLL clock is used as the system clock -1515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR PLLON LL_RCC_PLL_Disable -1516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void) -1519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** CLEAR_BIT(RCC->CR, RCC_CR_PLLON); -1521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Check if PLL Ready -1525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CR PLLRDY LL_RCC_PLL_IsReady -1526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval State of bit (1 or 0). -1527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void) - 92 .loc 2 1528 26 view .LVU16 - 93 .LBB53: -1529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)); - 94 .loc 2 1530 3 view .LVU17 - 95 .loc 2 1530 11 is_stmt 0 view .LVU18 - 96 0000 034B ldr r3, .L5 - 97 0002 1B68 ldr r3, [r3] - 98 .LBE53: - 99 .LBE52: - 100 .loc 1 536 6 view .LVU19 - 101 0004 9B01 lsls r3, r3, #6 - 102 0006 01D4 bmi .L4 - 533:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 39 - - - 103 .loc 1 533 15 view .LVU20 - 104 0008 0020 movs r0, #0 - 105 .L3: - 106 .LVL7: - 537:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 538:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* PLL configuration cannot be modified */ - 539:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = ERROR; - 540:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 541:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 542:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** return status; - 107 .loc 1 542 3 is_stmt 1 view .LVU21 - 543:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 108 .loc 1 543 1 is_stmt 0 view .LVU22 - 109 @ sp needed - 110 000a 7047 bx lr - 111 .LVL8: - 112 .L4: - 539:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 113 .loc 1 539 12 view .LVU23 - 114 000c 0120 movs r0, #1 - 115 000e FCE7 b .L3 - 116 .L6: - 117 .align 2 - 118 .L5: - 119 0010 00100240 .word 1073876992 - 120 .cfi_endproc - 121 .LFE194: - 123 .section .text.LL_Init1msTick,"ax",%progbits - 124 .align 1 - 125 .global LL_Init1msTick - 126 .syntax unified - 127 .code 16 - 128 .thumb_func - 129 .fpu softvfp - 131 LL_Init1msTick: - 132 .LVL9: - 133 .LFB186: - 143:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Use frequency provided in argument */ - 134 .loc 1 143 1 is_stmt 1 view -0 - 135 .cfi_startproc - 136 @ args = 0, pretend = 0, frame = 0 - 137 @ frame_needed = 0, uses_anonymous_args = 0 - 143:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Use frequency provided in argument */ - 138 .loc 1 143 1 is_stmt 0 view .LVU25 - 139 0000 10B5 push {r4, lr} - 140 .LCFI1: - 141 .cfi_def_cfa_offset 8 - 142 .cfi_offset 4, -8 - 143 .cfi_offset 14, -4 - 145:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 144 .loc 1 145 3 is_stmt 1 view .LVU26 - 145 .LVL10: - 146 .LBB54: - 147 .LBI54: - 148 .file 3 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** ****************************************************************************** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 40 - - - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @file stm32f0xx_ll_utils.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief Header file of UTILS LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** @verbatim - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** ============================================================================== - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** ##### How to use this driver ##### - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** ============================================================================== - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** [..] - 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** The LL UTILS driver contains a set of generic APIs that can be - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** used by user: - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** (+) Device electronic signature - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** (+) Timing functions - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** (+) PLL configuration functions - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** @endverbatim - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** ****************************************************************************** - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @attention - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** *

© Copyright (c) 2016 STMicroelectronics. - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * All rights reserved.

- 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * This software component is licensed by ST under BSD 3-Clause license, - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * the "License"; You may not use this file except in compliance with the - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * License. You may obtain a copy of the License at: - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * opensource.org/licenses/BSD-3-Clause - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** ****************************************************************************** - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #ifndef __STM32F0xx_LL_UTILS_H - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #define __STM32F0xx_LL_UTILS_H - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #ifdef __cplusplus - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** extern "C" { - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #endif - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Includes ------------------------------------------------------------------*/ - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #include "stm32f0xx.h" - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @addtogroup STM32F0xx_LL_Driver - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_LL UTILS - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Private types -------------------------------------------------------------*/ - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Private variables ---------------------------------------------------------*/ - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Private constants ---------------------------------------------------------*/ - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_LL_Private_Constants UTILS Private Constants - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Max delay can be used in LL_mDelay */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 41 - - - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #define LL_MAX_DELAY 0xFFFFFFFFU - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief Unique device ID register base address - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #define UID_BASE_ADDRESS UID_BASE - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief Flash size data register base address - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #define FLASHSIZE_BASE_ADDRESS FLASHSIZE_BASE - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @} - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Private macros ------------------------------------------------------------*/ - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_LL_Private_Macros UTILS Private Macros - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @} - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Exported types ------------------------------------------------------------*/ - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_LL_ES_INIT UTILS Exported structures - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief UTILS PLL structure definition - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** typedef struct - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** { - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** uint32_t PLLMul; /*!< Multiplication factor for PLL VCO input clock. - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This parameter can be a value of @ref RCC_LL_EC_PLL_MUL - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This feature can be modified afterwards using unitary function - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** @ref LL_RCC_PLL_ConfigDomain_SYS(). */ - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** uint32_t PLLDiv; /*!< Division factor for PLL VCO output clock. - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This parameter can be a value of @ref RCC_LL_EC_PREDIV_DIV - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This feature can be modified afterwards using unitary function - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** @ref LL_RCC_PLL_ConfigDomain_SYS(). */ - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #else - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** uint32_t Prediv; /*!< Division factor for HSE used as PLL clock source. - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This parameter can be a value of @ref RCC_LL_EC_PREDIV_DIV - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This feature can be modified afterwards using unitary function - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** @ref LL_RCC_PLL_ConfigDomain_SYS(). */ - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** } LL_UTILS_PLLInitTypeDef; - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief UTILS System, AHB and APB buses clock configuration structure definition - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** typedef struct - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 42 - - - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** { - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This feature can be modified afterwards using unitary functi - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** @ref LL_RCC_SetAHBPrescaler(). */ - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from t - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This parameter can be a value of @ref RCC_LL_EC_APB1_DIV - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** This feature can be modified afterwards using unitary functi - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** @ref LL_RCC_SetAPB1Prescaler(). */ - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** } LL_UTILS_ClkInitTypeDef; - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @} - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Exported constants --------------------------------------------------------*/ - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #define LL_UTILS_HSEBYPASS_OFF 0x00000000U /*!< HSE Bypass is not enabled - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** #define LL_UTILS_HSEBYPASS_ON 0x00000001U /*!< HSE Bypass is enabled - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @} - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @} - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Exported macro ------------------------------------------------------------*/ - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Exported functions --------------------------------------------------------*/ - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief Get Word0 of the unique device identifier (UID based on 96 bits) - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @retval UID[31:0]: X and Y coordinates on the wafer expressed in BCD format - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word0(void) - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** { - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS))); - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** } - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 43 - - - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief Get Word1 of the unique device identifier (UID based on 96 bits) - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @retval UID[63:32]: Wafer number (UID[39:32]) & LOT_NUM[23:0] (UID[63:40]) - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word1(void) - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** { - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U)))); - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** } - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief Get Word2 of the unique device identifier (UID based on 96 bits) - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @retval UID[95:64]: Lot number (ASCII encoded) - LOT_NUM[55:24] - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetUID_Word2(void) - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** { - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U)))); - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** } - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief Get Flash memory size - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @note This bitfield indicates the size of the device Flash memory expressed in - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * Kbytes. As an example, 0x040 corresponds to 64 Kbytes. - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @retval FLASH_SIZE[15:0]: Flash memory size - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** __STATIC_INLINE uint32_t LL_GetFlashSize(void) - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** { - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** return (uint16_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS))); - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** } - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @} - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** @defgroup UTILS_LL_EF_DELAY DELAY - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @{ - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /** - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @brief This function configures the Cortex-M SysTick source of the time base. - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro) - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @note When a RTOS is used, it is recommended to avoid changing the SysTick - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * configuration by calling this function, for a delay use rather osDelay RTOS service. - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @param Ticks Number of ticks - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** * @retval None - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** */ - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** __STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks) - 149 .loc 3 219 22 view .LVU27 - 150 .LBB55: - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** { - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** /* Configure the SysTick to have interrupt in 1ms time base */ - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** SysTick->LOAD = (uint32_t)((HCLKFrequency / Ticks) - 1UL); /* set reload register */ - 151 .loc 3 222 3 view .LVU28 - 152 .loc 3 222 46 is_stmt 0 view .LVU29 - 153 0002 FA21 movs r1, #250 - 154 0004 8900 lsls r1, r1, #2 - 155 0006 FFF7FEFF bl __aeabi_uidiv - 156 .LVL11: - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 44 - - - 157 .loc 3 222 20 view .LVU30 - 158 000a 0138 subs r0, r0, #1 - 159 .loc 3 222 18 view .LVU31 - 160 000c 034B ldr r3, .L8 - 161 000e 5860 str r0, [r3, #4] - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - 162 .loc 3 223 3 is_stmt 1 view .LVU32 - 163 .loc 3 223 18 is_stmt 0 view .LVU33 - 164 0010 0022 movs r2, #0 - 165 0012 9A60 str r2, [r3, #8] - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h **** SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - 166 .loc 3 224 3 is_stmt 1 view .LVU34 - 167 .loc 3 224 18 is_stmt 0 view .LVU35 - 168 0014 0532 adds r2, r2, #5 - 169 0016 1A60 str r2, [r3] - 170 .LVL12: - 171 .loc 3 224 18 view .LVU36 - 172 .LBE55: - 173 .LBE54: - 146:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 174 .loc 1 146 1 view .LVU37 - 175 @ sp needed - 176 0018 10BD pop {r4, pc} - 177 .L9: - 178 001a C046 .align 2 - 179 .L8: - 180 001c 10E000E0 .word -536813552 - 181 .cfi_endproc - 182 .LFE186: - 184 .section .text.LL_mDelay,"ax",%progbits - 185 .align 1 - 186 .global LL_mDelay - 187 .syntax unified - 188 .code 16 - 189 .thumb_func - 190 .fpu softvfp - 192 LL_mDelay: - 193 .LVL13: - 194 .LFB187: - 159:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** __IO uint32_t tmp = SysTick->CTRL; /* Clear the COUNTFLAG first */ - 195 .loc 1 159 1 is_stmt 1 view -0 - 196 .cfi_startproc - 197 @ args = 0, pretend = 0, frame = 8 - 198 @ frame_needed = 0, uses_anonymous_args = 0 - 199 @ link register save eliminated. - 159:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** __IO uint32_t tmp = SysTick->CTRL; /* Clear the COUNTFLAG first */ - 200 .loc 1 159 1 is_stmt 0 view .LVU39 - 201 0000 82B0 sub sp, sp, #8 - 202 .LCFI2: - 203 .cfi_def_cfa_offset 8 - 160:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Add this code to indicate that local variable is not used */ - 204 .loc 1 160 3 is_stmt 1 view .LVU40 - 160:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Add this code to indicate that local variable is not used */ - 205 .loc 1 160 31 is_stmt 0 view .LVU41 - 206 0002 084B ldr r3, .L16 - 207 0004 1B68 ldr r3, [r3] - 160:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Add this code to indicate that local variable is not used */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 45 - - - 208 .loc 1 160 18 view .LVU42 - 209 0006 0193 str r3, [sp, #4] - 162:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 210 .loc 1 162 3 is_stmt 1 view .LVU43 - 162:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 211 .loc 1 162 4 is_stmt 0 view .LVU44 - 212 0008 019B ldr r3, [sp, #4] - 165:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 213 .loc 1 165 3 is_stmt 1 view .LVU45 - 165:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 214 .loc 1 165 6 is_stmt 0 view .LVU46 - 215 000a 431C adds r3, r0, #1 - 216 000c 00D0 beq .L13 - 167:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 217 .loc 1 167 5 is_stmt 1 view .LVU47 - 167:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 218 .loc 1 167 10 is_stmt 0 view .LVU48 - 219 000e 0130 adds r0, r0, #1 - 220 .LVL14: - 221 .L13: - 170:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 222 .loc 1 170 9 is_stmt 1 view .LVU49 - 223 0010 0028 cmp r0, #0 - 224 0012 05D0 beq .L15 - 172:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 225 .loc 1 172 5 view .LVU50 - 172:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 226 .loc 1 172 17 is_stmt 0 view .LVU51 - 227 0014 034B ldr r3, .L16 - 228 0016 1B68 ldr r3, [r3] - 172:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 229 .loc 1 172 8 view .LVU52 - 230 0018 DB03 lsls r3, r3, #15 - 231 001a F9D5 bpl .L13 - 174:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 232 .loc 1 174 7 is_stmt 1 view .LVU53 - 174:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 233 .loc 1 174 12 is_stmt 0 view .LVU54 - 234 001c 0138 subs r0, r0, #1 - 235 .LVL15: - 174:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 236 .loc 1 174 12 view .LVU55 - 237 001e F7E7 b .L13 - 238 .L15: - 177:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 239 .loc 1 177 1 view .LVU56 - 240 0020 02B0 add sp, sp, #8 - 241 @ sp needed - 242 0022 7047 bx lr - 243 .L17: - 244 .align 2 - 245 .L16: - 246 0024 10E000E0 .word -536813552 - 247 .cfi_endproc - 248 .LFE187: - 250 .section .text.LL_SetSystemCoreClock,"ax",%progbits - 251 .align 1 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 46 - - - 252 .global LL_SetSystemCoreClock - 253 .syntax unified - 254 .code 16 - 255 .thumb_func - 256 .fpu softvfp - 258 LL_SetSystemCoreClock: - 259 .LVL16: - 260 .LFB188: - 215:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* HCLK clock frequency */ - 261 .loc 1 215 1 is_stmt 1 view -0 - 262 .cfi_startproc - 263 @ args = 0, pretend = 0, frame = 0 - 264 @ frame_needed = 0, uses_anonymous_args = 0 - 265 @ link register save eliminated. - 217:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 266 .loc 1 217 3 view .LVU58 - 217:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 267 .loc 1 217 19 is_stmt 0 view .LVU59 - 268 0000 014B ldr r3, .L19 - 269 0002 1860 str r0, [r3] - 218:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 270 .loc 1 218 1 view .LVU60 - 271 @ sp needed - 272 0004 7047 bx lr - 273 .L20: - 274 0006 C046 .align 2 - 275 .L19: - 276 0008 00000000 .word SystemCoreClock - 277 .cfi_endproc - 278 .LFE188: - 280 .section .text.LL_SetFlashLatency,"ax",%progbits - 281 .align 1 - 282 .global LL_SetFlashLatency - 283 .syntax unified - 284 .code 16 - 285 .thumb_func - 286 .fpu softvfp - 288 LL_SetFlashLatency: - 289 .LVL17: - 290 .LFB189: - 230:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t timeout; - 291 .loc 1 230 1 is_stmt 1 view -0 - 292 .cfi_startproc - 293 @ args = 0, pretend = 0, frame = 0 - 294 @ frame_needed = 0, uses_anonymous_args = 0 - 295 @ link register save eliminated. - 231:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t getlatency; - 296 .loc 1 231 3 view .LVU62 - 232:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t latency; - 297 .loc 1 232 3 view .LVU63 - 233:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 298 .loc 1 233 3 view .LVU64 - 234:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 299 .loc 1 234 3 view .LVU65 - 237:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 300 .loc 1 237 3 view .LVU66 - 237:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 47 - - - 301 .loc 1 237 6 is_stmt 0 view .LVU67 - 302 0000 0028 cmp r0, #0 - 303 0002 19D0 beq .L26 - 243:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 304 .loc 1 243 5 is_stmt 1 view .LVU68 - 243:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 305 .loc 1 243 8 is_stmt 0 view .LVU69 - 306 0004 0E4B ldr r3, .L29 - 307 0006 9842 cmp r0, r3 - 308 0008 14D9 bls .L27 - 246:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 309 .loc 1 246 15 view .LVU70 - 310 000a 0121 movs r1, #1 - 311 .L23: - 312 .LVL18: - 253:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 313 .loc 1 253 5 is_stmt 1 view .LVU71 - 255:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 314 .loc 1 255 7 view .LVU72 - 315 .LBB56: - 316 .LBI56: - 317 .file 4 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h" - 1:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 2:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ****************************************************************************** - 3:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @file stm32f0xx_ll_system.h - 4:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @author MCD Application Team - 5:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Header file of SYSTEM LL module. - 6:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** @verbatim - 7:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ============================================================================== - 8:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ##### How to use this driver ##### - 9:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ============================================================================== - 10:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** [..] - 11:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** The LL SYSTEM driver contains a set of generic APIs that can be - 12:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** used by user: - 13:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** (+) Some of the FLASH features need to be handled in the SYSTEM file. - 14:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** (+) Access to DBGCMU registers - 15:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** (+) Access to SYSCFG registers - 16:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 17:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** @endverbatim - 18:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ****************************************************************************** - 19:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @attention - 20:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 21:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** *

© Copyright (c) 2016 STMicroelectronics. - 22:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * All rights reserved.

- 23:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 24:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * This software component is licensed by ST under BSD 3-Clause license, - 25:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * the "License"; You may not use this file except in compliance with the - 26:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * License. You may obtain a copy of the License at: - 27:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * opensource.org/licenses/BSD-3-Clause - 28:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 29:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** ****************************************************************************** - 30:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 31:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 32:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/ - 33:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #ifndef __STM32F0xx_LL_SYSTEM_H - 34:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define __STM32F0xx_LL_SYSTEM_H - 35:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 48 - - - 36:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #ifdef __cplusplus - 37:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** extern "C" { - 38:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif - 39:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 40:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/ - 41:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #include "stm32f0xx.h" - 42:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 43:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @addtogroup STM32F0xx_LL_Driver - 44:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 45:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 46:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 47:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) - 48:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 49:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM - 50:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 51:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 52:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 53:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Private types -------------------------------------------------------------*/ - 54:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/ - 55:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 56:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/ - 57:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants - 58:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 59:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 60:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 61:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 62:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 63:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 64:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 65:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/ - 66:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 67:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/ - 68:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/ - 69:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants - 70:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 71:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 72:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 73:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG Remap - 74:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 75:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 76:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH (uint32_t)0x00000000U /*!< - 77:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH SYSCFG_CFGR1_MEM_MODE_0 /*!< - 78:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /*!< - 79:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 80:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 81:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 82:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 83:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_IR_MOD) - 84:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IR_MOD SYSCFG IR Modulation - 85:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 86:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 87:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_TIM16 (SYSCFG_CFGR1_IR_MOD_0 & SYSCFG_CFGR1_IR_MOD_1) /*!< Timer1 - 88:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_USART1 (SYSCFG_CFGR1_IR_MOD_0) /*!< USART1 - 89:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_USART4 (SYSCFG_CFGR1_IR_MOD_1) /*!< USART4 - 90:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 91:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 92:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 49 - - - 93:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 94:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_IR_MOD */ - 95:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 96:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_USART1TX_DMA_RMP) || defined(SYSCFG_CFGR1_USART1RX_DMA_RMP) || defined(SYS - 97:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_USART1TX_RMP SYSCFG USART DMA Remap - 98:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 99:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_USART1TX_DMA_RMP) - 101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART1TX_RMP_DMA1CH2 ((SYSCFG_CFGR1_USART1TX_DMA_RMP >> 8U) | (uint32_t)0x000 - 102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART1TX_RMP_DMA1CH4 ((SYSCFG_CFGR1_USART1TX_DMA_RMP >> 8U) | SYSCFG_CFGR1_US - 103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_USART1TX_DMA_RMP*/ - 104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_USART1RX_DMA_RMP) - 105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART1RX_RMP_DMA1CH3 ((SYSCFG_CFGR1_USART1RX_DMA_RMP >> 8U) | (uint32_t)0x000 - 106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART1RX_RMP_DMA1CH5 ((SYSCFG_CFGR1_USART1RX_DMA_RMP >> 8U) | SYSCFG_CFGR1_US - 107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_USART1RX_DMA_RMP*/ - 108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_USART2_DMA_RMP) - 109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART2_RMP_DMA1CH54 ((SYSCFG_CFGR1_USART2_DMA_RMP >> 8U) | (uint32_t)0x00000 - 110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART2_RMP_DMA1CH67 ((SYSCFG_CFGR1_USART2_DMA_RMP >> 8U) | SYSCFG_CFGR1_USAR - 111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_USART2_DMA_RMP*/ - 112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_USART3_DMA_RMP) - 113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART3_RMP_DMA1CH67 ((SYSCFG_CFGR1_USART3_DMA_RMP >> 8U) | (uint32_t)0x00000 - 114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_USART3_RMP_DMA1CH32 ((SYSCFG_CFGR1_USART3_DMA_RMP >> 8U) | SYSCFG_CFGR1_USAR - 115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USART3_DMA_RMP */ - 116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USART1TX_DMA_RMP || SYSCFG_CFGR1_USART1RX_DMA_RMP || SYSCFG_CFGR1_USART2_DMA - 120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_SPI2_DMA_RMP) - 122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SPI2_RMP_DMA1 SYSCFG SPI2 DMA Remap - 123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_SPI2_RMP_DMA1_CH45 (uint32_t)0x00000000U /*!< SPI2_RX and SPI2_TX DMA - 126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_SPI2_RMP_DMA1_CH67 SYSCFG_CFGR1_SPI2_DMA_RMP /*!< SPI2_RX and SPI2_TX DMA - 127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_SPI2_DMA_RMP*/ - 132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_I2C1_DMA_RMP) - 134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C1_RMP_DMA1 SYSCFG I2C1 DMA Remap - 135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C1_RMP_DMA1_CH32 (uint32_t)0x00000000U /*!< I2C1_RX and I2C1_TX DMA - 138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C1_RMP_DMA1_CH76 SYSCFG_CFGR1_I2C1_DMA_RMP /*!< I2C1_RX and I2C1_TX DMA - 139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C1_DMA_RMP*/ - 144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC_DMA_RMP) - 146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC1_RMP_DMA1 SYSCFG ADC1 DMA Remap - 147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_ADC1_RMP_DMA1_CH1 (uint32_t)0x00000000U /*!< ADC DMA request mapped on - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 50 - - - 150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_ADC1_RMP_DMA1_CH2 SYSCFG_CFGR1_ADC_DMA_RMP /*!< ADC DMA request mapped on - 151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC_DMA_RMP */ - 156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) || defined(SYSCFG_CFGR1_TIM17_DMA_RMP) || defined(SYSCFG_CF - 158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM16_RMP_DMA1 SYSCFG TIM DMA Remap - 159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) - 162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM16_DMA_RMP2) - 163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH3 (((SYSCFG_CFGR1_TIM16_DMA_RMP | SYSCFG_CFGR1_TIM16_DMA_R - 164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH4 (((SYSCFG_CFGR1_TIM16_DMA_RMP | SYSCFG_CFGR1_TIM16_DMA_R - 165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM16_DMA_RMP2 >> 8U) | SYSCFG_CFGR1_TIM1 - 166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #else - 167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH3 ((SYSCFG_CFGR1_TIM16_DMA_RMP >> 8U) | (uint32_t)0x000000 - 168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH4 ((SYSCFG_CFGR1_TIM16_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM16 - 169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM16_DMA_RMP2 */ - 170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM16_DMA_RMP */ - 171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM17_DMA_RMP) - 172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM17_DMA_RMP2) - 173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH1 (((SYSCFG_CFGR1_TIM17_DMA_RMP | SYSCFG_CFGR1_TIM17_DMA_R - 174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH2 (((SYSCFG_CFGR1_TIM17_DMA_RMP | SYSCFG_CFGR1_TIM17_DMA_R - 175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH7 ((SYSCFG_CFGR1_TIM17_DMA_RMP2 >> 8U) | SYSCFG_CFGR1_TIM1 - 176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #else - 177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH1 ((SYSCFG_CFGR1_TIM17_DMA_RMP >> 8U) | (uint32_t)0x000000 - 178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH2 ((SYSCFG_CFGR1_TIM17_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM17 - 179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM17_DMA_RMP2 */ - 180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM17_DMA_RMP */ - 181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM1_DMA_RMP) - 182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM1_RMP_DMA1_CH234 ((SYSCFG_CFGR1_TIM1_DMA_RMP >> 8U) | (uint32_t)0x0000000 - 183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM1_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM1_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM1_D - 184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM1_DMA_RMP*/ - 185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM2_DMA_RMP) - 186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM2_RMP_DMA1_CH34 ((SYSCFG_CFGR1_TIM2_DMA_RMP >> 8U) | (uint32_t)0x0000000 - 187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM2_RMP_DMA1_CH7 ((SYSCFG_CFGR1_TIM2_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM2_D - 188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM2_DMA_RMP*/ - 189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined (SYSCFG_CFGR1_TIM3_DMA_RMP) - 190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM3_RMP_DMA1_CH4 ((SYSCFG_CFGR1_TIM3_DMA_RMP >> 8U) | (uint32_t)0x0000000 - 191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIM3_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM3_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM3_D - 192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM3_DMA_RMP*/ - 193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM16_DMA_RMP || SYSCFG_CFGR1_TIM17_DMA_RMP || SYSCFG_CFGR1_TIM1_DMA_RMP || - 198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS - 200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_FMP_PB6 /*!< I2C PB6 Fast mode plus */ - 203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_FMP_PB7 /*!< I2C PB7 Fast mode plus */ - 204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_FMP_PB8 /*!< I2C PB8 Fast mode plus */ - 205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_FMP_PB9 /*!< I2C PB9 Fast mode plus */ - 206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_FMP_I2C1) - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 51 - - - 207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C_FMP_I2C1 /*!< Enable Fast Mode Plus on - 208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C_FMP_I2C1*/ - 209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_FMP_I2C2) - 210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C_FMP_I2C2 /*!< Enable I2C2 Fast mode plu - 211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C_FMP_I2C2*/ - 212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_FMP_PA9) - 213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PA9 SYSCFG_CFGR1_I2C_FMP_PA9 /*!< Enable Fast Mode Plus on P - 214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C_FMP_PA9*/ - 215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_FMP_PA10) - 216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PA10 SYSCFG_CFGR1_I2C_FMP_PA10 /*!< Enable Fast Mode Plus on - 217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C_FMP_PA10*/ - 218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT - 223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA (uint32_t)0U /*!< EXTI PORT A */ - 226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB (uint32_t)1U /*!< EXTI PORT B */ - 227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC (uint32_t)2U /*!< EXTI PORT C */ - 228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(GPIOD_BASE) - 229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD (uint32_t)3U /*!< EXTI PORT D */ - 230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*GPIOD_BASE*/ - 231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(GPIOE_BASE) - 232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE (uint32_t)4U /*!< EXTI PORT E */ - 233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*GPIOE_BASE*/ - 234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF (uint32_t)5U /*!< EXTI PORT F */ - 235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE - 240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0 (uint32_t)(0U << 16U | 0U) /*!< EXTI_POSITION_0 | EXTI - 243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1 (uint32_t)(4U << 16U | 0U) /*!< EXTI_POSITION_4 | EXTI - 244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2 (uint32_t)(8U << 16U | 0U) /*!< EXTI_POSITION_8 | EXTI - 245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3 (uint32_t)(12U << 16U | 0U) /*!< EXTI_POSITION_12 | EXTI - 246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4 (uint32_t)(0U << 16U | 1U) /*!< EXTI_POSITION_0 | EXTI - 247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5 (uint32_t)(4U << 16U | 1U) /*!< EXTI_POSITION_4 | EXTI - 248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6 (uint32_t)(8U << 16U | 1U) /*!< EXTI_POSITION_8 | EXTI - 249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7 (uint32_t)(12U << 16U | 1U) /*!< EXTI_POSITION_12 | EXTI - 250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8 (uint32_t)(0U << 16U | 2U) /*!< EXTI_POSITION_0 | EXTI - 251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9 (uint32_t)(4U << 16U | 2U) /*!< EXTI_POSITION_4 | EXTI - 252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10 (uint32_t)(8U << 16U | 2U) /*!< EXTI_POSITION_8 | EXTI - 253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11 (uint32_t)(12U << 16U | 2U) /*!< EXTI_POSITION_12 | EXTI - 254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12 (uint32_t)(0U << 16U | 3U) /*!< EXTI_POSITION_0 | EXTI - 255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13 (uint32_t)(4U << 16U | 3U) /*!< EXTI_POSITION_4 | EXTI - 256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14 (uint32_t)(8U << 16U | 3U) /*!< EXTI_POSITION_8 | EXTI - 257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15 (uint32_t)(12U << 16U | 3U) /*!< EXTI_POSITION_12 | EXTI - 258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK - 263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 52 - - - 264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) - 266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD SYSCFG_CFGR2_PVD_LOCK /*!< Enables and locks the PVD co - 267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** with TIM1/15/16U/17 Break In - 268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** the PVDE and PLS bits of the - 269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/ - 270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY SYSCFG_CFGR2_SRAM_PARITY_LOCK /*!< Enables and locks t - 271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** with Break Input of - 272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP SYSCFG_CFGR2_LOCKUP_LOCK /*!< Enables and locks the LO - 273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CortexM0 with Break Inpu - 274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP - 279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM2_STOP) - 282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP /*!< TIM2 counter st - 283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM2_STOP*/ - 284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP /*!< TIM3 counter st - 285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM6_STOP) - 286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP /*!< TIM6 counter st - 287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM6_STOP*/ - 288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP) - 289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP /*!< TIM7 counter st - 290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM7_STOP*/ - 291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP /*!< TIM14 counter s - 292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP /*!< RTC Calendar fr - 293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP /*!< Debug Window Wa - 294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP /*!< Debug Independe - 295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS ti - 296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN_STOP) - 297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN_STOP DBGMCU_APB1_FZ_DBG_CAN_STOP /*!< CAN debug stopp - 298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_CAN_STOP*/ - 299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1 GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP - 304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP /*!< TIM1 counter st - 307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM15_STOP) - 308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM15_STOP DBGMCU_APB2_FZ_DBG_TIM15_STOP /*!< TIM15 counter s - 309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM15_STOP*/ - 310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM16_STOP DBGMCU_APB2_FZ_DBG_TIM16_STOP /*!< TIM16 counter s - 311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM17_STOP DBGMCU_APB2_FZ_DBG_TIM17_STOP /*!< TIM17 counter s - 312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY - 317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_FLASH_LATENCY_0 0x00000000U /*!< FLASH Zero Latency cycle */ - 320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #define LL_FLASH_LATENCY_1 FLASH_ACR_LATENCY /*!< FLASH One Latency cycle */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 53 - - - 321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} - 327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/ - 330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/ - 332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions - 333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG - 337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ - 338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set memory mapping at address 0x00000000 - 342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_SetRemapMemory - 343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Memory This parameter can be one of the following values: - 344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_FLASH - 345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH - 346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_SRAM - 347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory) - 350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory); - 352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get memory mapping at address 0x00000000 - 356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_GetRemapMemory - 357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be one of the following values: - 358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_FLASH - 359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH - 360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_REMAP_SRAM - 361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void) - 363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE)); - 365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_IR_MOD) - 368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set IR Modulation Envelope signal source. - 370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_SetIRModEnvelopeSignal - 371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Source This parameter can be one of the following values: - 372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_TIM16 - 373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_USART1 - 374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_USART4 - 375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source) - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 54 - - - 378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD, Source); - 380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get IR Modulation Envelope signal source. - 384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_GetIRModEnvelopeSignal - 385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be one of the following values: - 386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_TIM16 - 387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_USART1 - 388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_IR_MOD_USART4 - 389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void) - 391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD)); - 393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_IR_MOD */ - 395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_USART1TX_DMA_RMP) || defined(SYSCFG_CFGR1_USART1RX_DMA_RMP) || defined(SYS - 397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for USART - 399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 USART1TX_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - 400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 USART1RX_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - 401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 USART2_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - 402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 USART3_DMA_RMP LL_SYSCFG_SetRemapDMA_USART - 403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART1TX_RMP_DMA1CH2 (*) - 405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART1TX_RMP_DMA1CH4 (*) - 406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART1RX_RMP_DMA1CH3 (*) - 407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART1RX_RMP_DMA1CH5 (*) - 408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART2_RMP_DMA1CH54 (*) - 409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART2_RMP_DMA1CH67 (*) - 410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART3_RMP_DMA1CH67 (*) - 411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_USART3_RMP_DMA1CH32 (*) - 412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices. - 414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_USART(uint32_t Remap) - 417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF00FFU) << 8U, (Remap & 0xFF00FF00U)); - 419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USART1TX_DMA_RMP || SYSCFG_CFGR1_USART1RX_DMA_RMP || SYSCFG_CFGR1_USART2_DMA - 421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_SPI2_DMA_RMP) - 423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for SPI - 425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 SPI2_DMA_RMP LL_SYSCFG_SetRemapDMA_SPI - 426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_SPI2_RMP_DMA1_CH45 - 428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_SPI2_RMP_DMA1_CH67 - 429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap) - 432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_SPI2_DMA_RMP, Remap); - 434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 55 - - - 435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_SPI2_DMA_RMP */ - 436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C1_DMA_RMP) - 438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for I2C - 440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 I2C1_DMA_RMP LL_SYSCFG_SetRemapDMA_I2C - 441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C1_RMP_DMA1_CH32 - 443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C1_RMP_DMA1_CH76 - 444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap) - 447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_I2C1_DMA_RMP, Remap); - 449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C1_DMA_RMP */ - 451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC_DMA_RMP) - 453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for ADC - 455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 ADC_DMA_RMP LL_SYSCFG_SetRemapDMA_ADC - 456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_ADC1_RMP_DMA1_CH1 - 458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_ADC1_RMP_DMA1_CH2 - 459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap) - 462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_ADC_DMA_RMP, Remap); - 464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC_DMA_RMP */ - 466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) || defined(SYSCFG_CFGR1_TIM17_DMA_RMP) || defined(SYSCFG_CF - 468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set DMA request remapping bits for TIM - 470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 TIM16_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - 471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM17_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - 472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM16_DMA_RMP2 LL_SYSCFG_SetRemapDMA_TIM\n - 473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM17_DMA_RMP2 LL_SYSCFG_SetRemapDMA_TIM\n - 474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM1_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - 475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM2_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - 476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 TIM3_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM - 477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Remap This parameter can be one of the following values: - 478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH3 (*) - 479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH4 (*) - 480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH6 (*) - 481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH1 (*) - 482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH2 (*) - 483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH7 (*) - 484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM1_RMP_DMA1_CH234 (*) - 485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM1_RMP_DMA1_CH6 (*) - 486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM2_RMP_DMA1_CH34 (*) - 487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM2_RMP_DMA1_CH7 (*) - 488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM3_RMP_DMA1_CH4 (*) - 489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIM3_RMP_DMA1_CH6 (*) - 490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices. - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 56 - - - 492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap) - 495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF00FFU) << 8U, (Remap & 0xFF00FF00U)); - 497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM16_DMA_RMP || SYSCFG_CFGR1_TIM17_DMA_RMP || SYSCFG_CFGR1_TIM1_DMA_RMP || - 499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_PA11_PA12_RMP) - 501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Enable PIN pair PA11/12 mapped instead of PA9/10 (control the mapping of either - 503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * PA9/10 or PA11/12 pin pair on small pin-count packages) - 504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 PA11_PA12_RMP LL_SYSCFG_EnablePinRemap - 505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnablePinRemap(void) - 508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_PA11_PA12_RMP); - 510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Disable PIN pair PA11/12 mapped instead of PA9/10 (control the mapping of either - 514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * PA9/10 or PA11/12 pin pair on small pin-count packages) - 515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 PA11_PA12_RMP LL_SYSCFG_DisablePinRemap - 516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisablePinRemap(void) - 519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_PA11_PA12_RMP); - 521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_PA11_PA12_RMP */ - 523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Enable the I2C fast mode plus driving capability. - 526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_EnableFastModePlus\n - 527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_EnableFastModePlus\n - 528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_EnableFastModePlus\n - 529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_EnableFastModePlus\n - 530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_EnableFastModePlus\n - 531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_EnableFastModePlus\n - 532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_EnableFastModePlus\n - 533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_EnableFastModePlus - 534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param ConfigFastModePlus This parameter can be a combination of the following values: - 535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 - 536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 - 537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 - 538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 - 539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*) - 540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) - 541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*) - 542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*) - 543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - 545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus) - 548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 57 - - - 549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus); - 550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Disable the I2C fast mode plus driving capability. - 554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_DisableFastModePlus\n - 555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_DisableFastModePlus\n - 556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_DisableFastModePlus\n - 557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_DisableFastModePlus\n - 558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_DisableFastModePlus\n - 559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_DisableFastModePlus\n - 560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_DisableFastModePlus\n - 561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_DisableFastModePlus - 562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param ConfigFastModePlus This parameter can be a combination of the following values: - 563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 - 564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 - 565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 - 566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 - 567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*) - 568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) - 569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*) - 570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*) - 571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - 573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus) - 576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus); - 578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Configure source input for the EXTI external interrupt. - 582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_EXTICR1 EXTI0 LL_SYSCFG_SetEXTISource\n - 583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI1 LL_SYSCFG_SetEXTISource\n - 584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI2 LL_SYSCFG_SetEXTISource\n - 585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI3 LL_SYSCFG_SetEXTISource\n - 586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI4 LL_SYSCFG_SetEXTISource\n - 587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI5 LL_SYSCFG_SetEXTISource\n - 588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI6 LL_SYSCFG_SetEXTISource\n - 589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI7 LL_SYSCFG_SetEXTISource\n - 590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI8 LL_SYSCFG_SetEXTISource\n - 591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI9 LL_SYSCFG_SetEXTISource\n - 592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI10 LL_SYSCFG_SetEXTISource\n - 593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI11 LL_SYSCFG_SetEXTISource\n - 594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI12 LL_SYSCFG_SetEXTISource\n - 595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI13 LL_SYSCFG_SetEXTISource\n - 596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI14 LL_SYSCFG_SetEXTISource\n - 597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI15 LL_SYSCFG_SetEXTISource - 598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Port This parameter can be one of the following values: - 599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTA - 600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTB - 601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTC - 602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTD (*) - 603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTE (*) - 604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTF - 605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 58 - - - 606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - 607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Line This parameter can be one of the following values: - 608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE0 - 609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE1 - 610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE2 - 611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE3 - 612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE4 - 613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE5 - 614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE6 - 615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE7 - 616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE8 - 617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE9 - 618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE10 - 619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE11 - 620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE12 - 621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE13 - 622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE14 - 623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE15 - 624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None - 625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line) - 627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16 - 629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get the configured defined for specific EXTI Line - 633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_EXTICR1 EXTI0 LL_SYSCFG_SetEXTISource\n - 634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI1 LL_SYSCFG_SetEXTISource\n - 635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI2 LL_SYSCFG_SetEXTISource\n - 636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR1 EXTI3 LL_SYSCFG_SetEXTISource\n - 637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI4 LL_SYSCFG_SetEXTISource\n - 638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI5 LL_SYSCFG_SetEXTISource\n - 639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI6 LL_SYSCFG_SetEXTISource\n - 640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR2 EXTI7 LL_SYSCFG_SetEXTISource\n - 641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI8 LL_SYSCFG_SetEXTISource\n - 642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI9 LL_SYSCFG_SetEXTISource\n - 643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI10 LL_SYSCFG_SetEXTISource\n - 644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR3 EXTI11 LL_SYSCFG_SetEXTISource\n - 645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI12 LL_SYSCFG_SetEXTISource\n - 646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI13 LL_SYSCFG_SetEXTISource\n - 647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI14 LL_SYSCFG_SetEXTISource\n - 648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_EXTICR4 EXTI15 LL_SYSCFG_SetEXTISource - 649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Line This parameter can be one of the following values: - 650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE0 - 651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE1 - 652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE2 - 653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE3 - 654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE4 - 655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE5 - 656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE6 - 657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE7 - 658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE8 - 659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE9 - 660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE10 - 661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE11 - 662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE12 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 59 - - - 663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE13 - 664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE14 - 665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_LINE15 - 666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be one of the following values: - 667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTA - 668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTB - 669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTC - 670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTD (*) - 671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTE (*) - 672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_EXTI_PORTF - 673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * - 674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices - 675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line) - 677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (SYSCFG_EXTICR1_EXTI0 << (Line >> 16))) > - 679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE0_SR_EWDG) - 682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Window watchdog interrupt occurred or not. - 684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE0 SR_EWDG LL_SYSCFG_IsActiveFlag_WWDG - 685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void) - 688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[0], SYSCFG_ITLINE0_SR_EWDG) == (SYSCFG_ITLINE0_SR_EWDG)); - 690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE0_SR_EWDG */ - 692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE1_SR_PVDOUT) - 694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if PVD supply monitoring interrupt occurred or not (EXTI line 16). - 696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE1 SR_PVDOUT LL_SYSCFG_IsActiveFlag_PVDOUT - 697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void) - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVDOUT) == (SYSCFG_ITLINE1_SR_PVDOUT)); - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE1_SR_PVDOUT */ - 704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE1_SR_VDDIO2) - 706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if VDDIO2 supply monitoring interrupt occurred or not (EXTI line 31). - 708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE1 SR_VDDIO2 LL_SYSCFG_IsActiveFlag_VDDIO2 - 709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_VDDIO2(void) - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_VDDIO2) == (SYSCFG_ITLINE1_SR_VDDIO2)); - 714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE1_SR_VDDIO2 */ - 716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE2_SR_RTC_WAKEUP) - 718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if RTC Wake Up interrupt occurred or not (EXTI line 20). - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 60 - - - 720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE2 SR_RTC_WAKEUP LL_SYSCFG_IsActiveFlag_RTC_WAKEUP - 721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void) - 724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_WAKEUP) == (SYSCFG_ITLINE2_SR_RTC_W - 726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE2_SR_RTC_WAKEUP */ - 728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE2_SR_RTC_TSTAMP) - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if RTC Tamper and TimeStamp interrupt occurred or not (EXTI line 19). - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE2 SR_RTC_TSTAMP LL_SYSCFG_IsActiveFlag_RTC_TSTAMP - 733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_TSTAMP(void) - 736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_TSTAMP) == (SYSCFG_ITLINE2_SR_RTC_T - 738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE2_SR_RTC_TSTAMP */ - 740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE2_SR_RTC_ALRA) - 742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if RTC Alarm interrupt occurred or not (EXTI line 17). - 744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE2 SR_RTC_ALRA LL_SYSCFG_IsActiveFlag_RTC_ALRA - 745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_ALRA(void) - 748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_ALRA) == (SYSCFG_ITLINE2_SR_RTC_ALR - 750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE2_SR_RTC_ALRA */ - 752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE3_SR_FLASH_ITF) - 754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Flash interface interrupt occurred or not. - 756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ITF LL_SYSCFG_IsActiveFlag_FLASH_ITF - 757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void) - 760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ITF) == (SYSCFG_ITLINE3_SR_FLASH_ - 762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE3_SR_FLASH_ITF */ - 764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE4_SR_CRS) - 766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Clock recovery system interrupt occurred or not. - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE4 SR_CRS LL_SYSCFG_IsActiveFlag_CRS - 769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void) - 772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CRS) == (SYSCFG_ITLINE4_SR_CRS)); - 774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE4_SR_CRS */ - 776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 61 - - - 777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE4_SR_CLK_CTRL) - 778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Reset and clock control interrupt occurred or not. - 780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE4 SR_CLK_CTRL LL_SYSCFG_IsActiveFlag_CLK_CTRL - 781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void) - 784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CLK_CTRL) == (SYSCFG_ITLINE4_SR_CLK_CTR - 786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE4_SR_CLK_CTRL */ - 788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE5_SR_EXTI0) - 790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 0 interrupt occurred or not. - 792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE5 SR_EXTI0 LL_SYSCFG_IsActiveFlag_EXTI0 - 793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 794:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 795:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void) - 796:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 797:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI0) == (SYSCFG_ITLINE5_SR_EXTI0)); - 798:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 799:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE5_SR_EXTI0 */ - 800:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 801:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE5_SR_EXTI1) - 802:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 803:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 1 interrupt occurred or not. - 804:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE5 SR_EXTI1 LL_SYSCFG_IsActiveFlag_EXTI1 - 805:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 806:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 807:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void) - 808:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 809:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI1) == (SYSCFG_ITLINE5_SR_EXTI1)); - 810:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 811:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE5_SR_EXTI1 */ - 812:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 813:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE6_SR_EXTI2) - 814:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 815:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 2 interrupt occurred or not. - 816:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE6 SR_EXTI2 LL_SYSCFG_IsActiveFlag_EXTI2 - 817:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 818:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 819:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void) - 820:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 821:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI2) == (SYSCFG_ITLINE6_SR_EXTI2)); - 822:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 823:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE6_SR_EXTI2 */ - 824:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 825:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE6_SR_EXTI3) - 826:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 827:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 3 interrupt occurred or not. - 828:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE6 SR_EXTI3 LL_SYSCFG_IsActiveFlag_EXTI3 - 829:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 830:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 831:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void) - 832:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 833:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI3) == (SYSCFG_ITLINE6_SR_EXTI3)); - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 62 - - - 834:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 835:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE6_SR_EXTI3 */ - 836:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 837:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI4) - 838:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 839:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 4 interrupt occurred or not. - 840:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI4 LL_SYSCFG_IsActiveFlag_EXTI4 - 841:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 842:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void) - 844:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI4) == (SYSCFG_ITLINE7_SR_EXTI4)); - 846:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 847:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI4 */ - 848:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 849:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI5) - 850:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 851:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 5 interrupt occurred or not. - 852:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI5 LL_SYSCFG_IsActiveFlag_EXTI5 - 853:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 854:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 855:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void) - 856:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 857:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI5) == (SYSCFG_ITLINE7_SR_EXTI5)); - 858:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 859:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI5 */ - 860:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 861:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI6) - 862:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 863:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 6 interrupt occurred or not. - 864:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI6 LL_SYSCFG_IsActiveFlag_EXTI6 - 865:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 866:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 867:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void) - 868:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 869:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI6) == (SYSCFG_ITLINE7_SR_EXTI6)); - 870:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 871:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI6 */ - 872:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 873:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI7) - 874:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 875:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 7 interrupt occurred or not. - 876:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI7 LL_SYSCFG_IsActiveFlag_EXTI7 - 877:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 878:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 879:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void) - 880:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 881:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI7) == (SYSCFG_ITLINE7_SR_EXTI7)); - 882:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 883:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI7 */ - 884:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 885:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI8) - 886:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 887:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 8 interrupt occurred or not. - 888:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI8 LL_SYSCFG_IsActiveFlag_EXTI8 - 889:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 890:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 63 - - - 891:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void) - 892:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 893:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI8) == (SYSCFG_ITLINE7_SR_EXTI8)); - 894:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 895:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI8 */ - 896:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 897:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI9) - 898:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 899:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 9 interrupt occurred or not. - 900:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI9 LL_SYSCFG_IsActiveFlag_EXTI9 - 901:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 902:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 903:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void) - 904:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 905:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI9) == (SYSCFG_ITLINE7_SR_EXTI9)); - 906:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 907:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI9 */ - 908:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 909:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI10) - 910:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 911:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 10 interrupt occurred or not. - 912:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI10 LL_SYSCFG_IsActiveFlag_EXTI10 - 913:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 914:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 915:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void) - 916:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 917:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI10) == (SYSCFG_ITLINE7_SR_EXTI10)); - 918:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 919:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI10 */ - 920:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 921:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI11) - 922:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 923:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 11 interrupt occurred or not. - 924:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI11 LL_SYSCFG_IsActiveFlag_EXTI11 - 925:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 926:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 927:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void) - 928:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 929:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI11) == (SYSCFG_ITLINE7_SR_EXTI11)); - 930:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 931:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI11 */ - 932:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 933:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI12) - 934:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 935:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 12 interrupt occurred or not. - 936:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI12 LL_SYSCFG_IsActiveFlag_EXTI12 - 937:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 938:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 939:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void) - 940:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 941:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI12) == (SYSCFG_ITLINE7_SR_EXTI12)); - 942:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 943:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI12 */ - 944:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 945:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI13) - 946:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 947:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 13 interrupt occurred or not. - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 64 - - - 948:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI13 LL_SYSCFG_IsActiveFlag_EXTI13 - 949:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 950:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 951:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void) - 952:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 953:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI13) == (SYSCFG_ITLINE7_SR_EXTI13)); - 954:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 955:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI13 */ - 956:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 957:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI14) - 958:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 959:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 14 interrupt occurred or not. - 960:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI14 LL_SYSCFG_IsActiveFlag_EXTI14 - 961:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 962:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 963:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void) - 964:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 965:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI14) == (SYSCFG_ITLINE7_SR_EXTI14)); - 966:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 967:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI14 */ - 968:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 969:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE7_SR_EXTI15) - 970:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 971:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if EXTI line 15 interrupt occurred or not. - 972:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE7 SR_EXTI15 LL_SYSCFG_IsActiveFlag_EXTI15 - 973:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 974:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 975:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void) - 976:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 977:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI15) == (SYSCFG_ITLINE7_SR_EXTI15)); - 978:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 979:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE7_SR_EXTI15 */ - 980:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 981:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE8_SR_TSC_EOA) - 982:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 983:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Touch sensing controller end of acquisition interrupt occurred or not. - 984:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE8 SR_TSC_EOA LL_SYSCFG_IsActiveFlag_TSC_EOA - 985:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 986:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 987:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_EOA(void) - 988:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - 989:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_TSC_EOA) == (SYSCFG_ITLINE8_SR_TSC_EOA) - 990:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } - 991:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE8_SR_TSC_EOA */ - 992:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - 993:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE8_SR_TSC_MCE) - 994:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** - 995:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Touch sensing controller max counterror interrupt occurred or not. - 996:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE8 SR_TSC_MCE LL_SYSCFG_IsActiveFlag_TSC_MCE - 997:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). - 998:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - 999:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_MCE(void) -1000:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1001:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_TSC_MCE) == (SYSCFG_ITLINE8_SR_TSC_MCE) -1002:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1003:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE8_SR_TSC_MCE */ -1004:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 65 - - -1005:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE9_SR_DMA1_CH1) -1006:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1007:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 1 interrupt occurred or not. -1008:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE9 SR_DMA1_CH1 LL_SYSCFG_IsActiveFlag_DMA1_CH1 -1009:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1010:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1011:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void) -1012:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1013:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[9], SYSCFG_ITLINE9_SR_DMA1_CH1) == (SYSCFG_ITLINE9_SR_DMA1_CH -1014:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1015:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE9_SR_DMA1_CH1 */ -1016:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1017:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE10_SR_DMA1_CH2) -1018:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1019:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 2 interrupt occurred or not. -1020:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH2 LL_SYSCFG_IsActiveFlag_DMA1_CH2 -1021:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1022:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1023:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void) -1024:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1025:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH2) == (SYSCFG_ITLINE10_SR_DMA1 -1026:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1027:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE10_SR_DMA1_CH2 */ -1028:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1029:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE10_SR_DMA1_CH3) -1030:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1031:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 3 interrupt occurred or not. -1032:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH3 LL_SYSCFG_IsActiveFlag_DMA1_CH3 -1033:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1034:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1035:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void) -1036:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1037:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH3) == (SYSCFG_ITLINE10_SR_DMA1 -1038:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1039:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE10_SR_DMA1_CH3 */ -1040:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1041:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE10_SR_DMA2_CH1) -1042:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1043:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 1 interrupt occurred or not. -1044:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE10 SR_DMA2_CH1 LL_SYSCFG_IsActiveFlag_DMA2_CH1 -1045:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1046:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1047:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void) -1048:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1049:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA2_CH1) == (SYSCFG_ITLINE10_SR_DMA2 -1050:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1051:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE10_SR_DMA2_CH1 */ -1052:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1053:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE10_SR_DMA2_CH2) -1054:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1055:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 2 interrupt occurred or not. -1056:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE10 SR_DMA2_CH2 LL_SYSCFG_IsActiveFlag_DMA2_CH2 -1057:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1058:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1059:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void) -1060:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1061:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA2_CH2) == (SYSCFG_ITLINE10_SR_DMA2 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 66 - - -1062:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1063:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE10_SR_DMA2_CH2 */ -1064:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1065:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA1_CH4) -1066:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1067:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 4 interrupt occurred or not. -1068:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH4 LL_SYSCFG_IsActiveFlag_DMA1_CH4 -1069:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1070:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1071:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void) -1072:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1073:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH4) == (SYSCFG_ITLINE11_SR_DMA1 -1074:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1075:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA1_CH4 */ -1076:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1077:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA1_CH5) -1078:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1079:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 5 interrupt occurred or not. -1080:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH5 LL_SYSCFG_IsActiveFlag_DMA1_CH5 -1081:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1082:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1083:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void) -1084:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1085:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH5) == (SYSCFG_ITLINE11_SR_DMA1 -1086:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1087:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA1_CH5 */ -1088:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1089:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA1_CH6) -1090:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1091:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 6 interrupt occurred or not. -1092:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH6 LL_SYSCFG_IsActiveFlag_DMA1_CH6 -1093:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1094:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1095:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void) -1096:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1097:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH6) == (SYSCFG_ITLINE11_SR_DMA1 -1098:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1099:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA1_CH6 */ -1100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1101:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA1_CH7) -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1103:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA1 channel 7 interrupt occurred or not. -1104:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH7 LL_SYSCFG_IsActiveFlag_DMA1_CH7 -1105:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1106:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1107:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void) -1108:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1109:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH7) == (SYSCFG_ITLINE11_SR_DMA1 -1110:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1111:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA1_CH7 */ -1112:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1113:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA2_CH3) -1114:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1115:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 3 interrupt occurred or not. -1116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH3 LL_SYSCFG_IsActiveFlag_DMA2_CH3 -1117:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 67 - - -1119:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void) -1120:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1121:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH3) == (SYSCFG_ITLINE11_SR_DMA2 -1122:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1123:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA2_CH3 */ -1124:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1125:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA2_CH4) -1126:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1127:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 4 interrupt occurred or not. -1128:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH4 LL_SYSCFG_IsActiveFlag_DMA2_CH4 -1129:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1130:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1131:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void) -1132:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1133:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH4) == (SYSCFG_ITLINE11_SR_DMA2 -1134:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1135:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA2_CH4 */ -1136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1137:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE11_SR_DMA2_CH5) -1138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1139:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DMA2 channel 5 interrupt occurred or not. -1140:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH5 LL_SYSCFG_IsActiveFlag_DMA2_CH5 -1141:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1142:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1143:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void) -1144:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1145:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH5) == (SYSCFG_ITLINE11_SR_DMA2 -1146:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1147:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE11_SR_DMA2_CH5 */ -1148:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1149:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE12_SR_ADC) -1150:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1151:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if ADC interrupt occurred or not. -1152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE12 SR_ADC LL_SYSCFG_IsActiveFlag_ADC -1153:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1155:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void) -1156:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1157:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_ADC) == (SYSCFG_ITLINE12_SR_ADC)); -1158:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1159:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE12_SR_ADC */ -1160:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1161:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE12_SR_COMP1) -1162:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1163:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Comparator 1 interrupt occurred or not (EXTI line 21). -1164:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE12 SR_COMP1 LL_SYSCFG_IsActiveFlag_COMP1 -1165:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1166:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1167:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void) -1168:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1169:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP1) == (SYSCFG_ITLINE12_SR_COMP1)) -1170:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE12_SR_COMP1 */ -1172:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE12_SR_COMP2) -1174:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1175:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Comparator 2 interrupt occurred or not (EXTI line 22). - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 68 - - -1176:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE12 SR_COMP2 LL_SYSCFG_IsActiveFlag_COMP2 -1177:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1178:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1179:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void) -1180:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1181:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP2) == (SYSCFG_ITLINE12_SR_COMP2)) -1182:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1183:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE12_SR_COMP2 */ -1184:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1185:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE13_SR_TIM1_BRK) -1186:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1187:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 break interrupt occurred or not. -1188:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE13 SR_TIM1_BRK LL_SYSCFG_IsActiveFlag_TIM1_BRK -1189:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1190:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1191:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void) -1192:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1193:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_BRK) == (SYSCFG_ITLINE13_SR_TIM1 -1194:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1195:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE13_SR_TIM1_BRK */ -1196:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1197:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE13_SR_TIM1_UPD) -1198:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1199:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 update interrupt occurred or not. -1200:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE13 SR_TIM1_UPD LL_SYSCFG_IsActiveFlag_TIM1_UPD -1201:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1202:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1203:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void) -1204:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1205:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_UPD) == (SYSCFG_ITLINE13_SR_TIM1 -1206:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1207:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE13_SR_TIM1_UPD */ -1208:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1209:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE13_SR_TIM1_TRG) -1210:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1211:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 trigger interrupt occurred or not. -1212:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE13 SR_TIM1_TRG LL_SYSCFG_IsActiveFlag_TIM1_TRG -1213:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1214:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1215:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void) -1216:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1217:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_TRG) == (SYSCFG_ITLINE13_SR_TIM1 -1218:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1219:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE13_SR_TIM1_TRG */ -1220:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1221:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE13_SR_TIM1_CCU) -1222:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1223:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 commutation interrupt occurred or not. -1224:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE13 SR_TIM1_CCU LL_SYSCFG_IsActiveFlag_TIM1_CCU -1225:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1226:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1227:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void) -1228:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1229:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_CCU) == (SYSCFG_ITLINE13_SR_TIM1 -1230:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1231:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE13_SR_TIM1_CCU */ -1232:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 69 - - -1233:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE14_SR_TIM1_CC) -1234:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1235:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 1 capture compare interrupt occurred or not. -1236:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC LL_SYSCFG_IsActiveFlag_TIM1_CC -1237:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1238:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1239:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC(void) -1240:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1241:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC) == (SYSCFG_ITLINE14_SR_TIM1_ -1242:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1243:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE14_SR_TIM1_CC */ -1244:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1245:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE15_SR_TIM2_GLB) -1246:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1247:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 2 interrupt occurred or not. -1248:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE15 SR_TIM2_GLB LL_SYSCFG_IsActiveFlag_TIM2 -1249:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1250:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1251:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void) -1252:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1253:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[15], SYSCFG_ITLINE15_SR_TIM2_GLB) == (SYSCFG_ITLINE15_SR_TIM2 -1254:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1255:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE15_SR_TIM2_GLB */ -1256:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1257:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE16_SR_TIM3_GLB) -1258:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1259:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 3 interrupt occurred or not. -1260:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE16 SR_TIM3_GLB LL_SYSCFG_IsActiveFlag_TIM3 -1261:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1262:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1263:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void) -1264:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1265:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM3_GLB) == (SYSCFG_ITLINE16_SR_TIM3 -1266:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1267:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE16_SR_TIM3_GLB */ -1268:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1269:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE17_SR_DAC) -1270:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1271:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if DAC underrun interrupt occurred or not. -1272:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE17 SR_DAC LL_SYSCFG_IsActiveFlag_DAC -1273:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1274:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1275:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void) -1276:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1277:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_DAC) == (SYSCFG_ITLINE17_SR_DAC)); -1278:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1279:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE17_SR_DAC */ -1280:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1281:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE17_SR_TIM6_GLB) -1282:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1283:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 6 interrupt occurred or not. -1284:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE17 SR_TIM6_GLB LL_SYSCFG_IsActiveFlag_TIM6 -1285:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1286:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1287:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void) -1288:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1289:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_TIM6_GLB) == (SYSCFG_ITLINE17_SR_TIM6 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 70 - - -1290:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1291:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE17_SR_TIM6_GLB */ -1292:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1293:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE18_SR_TIM7_GLB) -1294:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1295:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 7 interrupt occurred or not. -1296:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE18 SR_TIM7_GLB LL_SYSCFG_IsActiveFlag_TIM7 -1297:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1298:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1299:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void) -1300:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1301:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_TIM7_GLB) == (SYSCFG_ITLINE18_SR_TIM7 -1302:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1303:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE18_SR_TIM7_GLB */ -1304:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1305:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE19_SR_TIM14_GLB) -1306:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1307:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 14 interrupt occurred or not. -1308:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE19 SR_TIM14_GLB LL_SYSCFG_IsActiveFlag_TIM14 -1309:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1310:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1311:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM14(void) -1312:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1313:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[19], SYSCFG_ITLINE19_SR_TIM14_GLB) == (SYSCFG_ITLINE19_SR_TIM -1314:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1315:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE19_SR_TIM14_GLB */ -1316:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1317:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE20_SR_TIM15_GLB) -1318:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1319:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 15 interrupt occurred or not. -1320:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE20 SR_TIM15_GLB LL_SYSCFG_IsActiveFlag_TIM15 -1321:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1322:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1323:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void) -1324:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1325:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[20], SYSCFG_ITLINE20_SR_TIM15_GLB) == (SYSCFG_ITLINE20_SR_TIM -1326:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1327:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE20_SR_TIM15_GLB */ -1328:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1329:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE21_SR_TIM16_GLB) -1330:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1331:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 16 interrupt occurred or not. -1332:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE21 SR_TIM16_GLB LL_SYSCFG_IsActiveFlag_TIM16 -1333:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1334:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1335:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void) -1336:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1337:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_TIM16_GLB) == (SYSCFG_ITLINE21_SR_TIM -1338:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1339:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE21_SR_TIM16_GLB */ -1340:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1341:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE22_SR_TIM17_GLB) -1342:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1343:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if Timer 17 interrupt occurred or not. -1344:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE22 SR_TIM17_GLB LL_SYSCFG_IsActiveFlag_TIM17 -1345:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1346:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 71 - - -1347:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM17(void) -1348:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1349:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_TIM17_GLB) == (SYSCFG_ITLINE22_SR_TIM -1350:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1351:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE22_SR_TIM17_GLB */ -1352:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1353:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE23_SR_I2C1_GLB) -1354:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1355:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if I2C1 interrupt occurred or not, combined with EXTI line 23. -1356:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE23 SR_I2C1_GLB LL_SYSCFG_IsActiveFlag_I2C1 -1357:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1358:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1359:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void) -1360:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1361:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[23], SYSCFG_ITLINE23_SR_I2C1_GLB) == (SYSCFG_ITLINE23_SR_I2C1 -1362:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1363:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE23_SR_I2C1_GLB */ -1364:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1365:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE24_SR_I2C2_GLB) -1366:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1367:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if I2C2 interrupt occurred or not. -1368:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE24 SR_I2C2_GLB LL_SYSCFG_IsActiveFlag_I2C2 -1369:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1370:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1371:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void) -1372:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1373:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C2_GLB) == (SYSCFG_ITLINE24_SR_I2C2 -1374:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1375:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE24_SR_I2C2_GLB */ -1376:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1377:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE25_SR_SPI1) -1378:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1379:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if SPI1 interrupt occurred or not. -1380:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE25 SR_SPI1 LL_SYSCFG_IsActiveFlag_SPI1 -1381:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1382:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1383:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void) -1384:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1385:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[25], SYSCFG_ITLINE25_SR_SPI1) == (SYSCFG_ITLINE25_SR_SPI1)); -1386:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1387:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE25_SR_SPI1 */ -1388:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1389:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE26_SR_SPI2) -1390:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1391:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if SPI2 interrupt occurred or not. -1392:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE26 SR_SPI2 LL_SYSCFG_IsActiveFlag_SPI2 -1393:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1394:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1395:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void) -1396:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1397:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI2) == (SYSCFG_ITLINE26_SR_SPI2)); -1398:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1399:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE26_SR_SPI2 */ -1400:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1401:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE27_SR_USART1_GLB) -1402:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1403:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART1 interrupt occurred or not, combined with EXTI line 25. - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 72 - - -1404:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE27 SR_USART1_GLB LL_SYSCFG_IsActiveFlag_USART1 -1405:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1406:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1407:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void) -1408:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1409:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[27], SYSCFG_ITLINE27_SR_USART1_GLB) == (SYSCFG_ITLINE27_SR_US -1410:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1411:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE27_SR_USART1_GLB */ -1412:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1413:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE28_SR_USART2_GLB) -1414:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1415:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART2 interrupt occurred or not, combined with EXTI line 26. -1416:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE28 SR_USART2_GLB LL_SYSCFG_IsActiveFlag_USART2 -1417:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1418:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1419:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void) -1420:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1421:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_USART2_GLB) == (SYSCFG_ITLINE28_SR_US -1422:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1423:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE28_SR_USART2_GLB */ -1424:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1425:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART3_GLB) -1426:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1427:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART3 interrupt occurred or not, combined with EXTI line 28. -1428:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART3_GLB LL_SYSCFG_IsActiveFlag_USART3 -1429:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1430:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1431:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void) -1432:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1433:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART3_GLB) == (SYSCFG_ITLINE29_SR_US -1434:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1435:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART3_GLB */ -1436:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1437:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART4_GLB) -1438:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1439:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART4 interrupt occurred or not. -1440:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART4_GLB LL_SYSCFG_IsActiveFlag_USART4 -1441:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1442:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1443:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void) -1444:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1445:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART4_GLB) == (SYSCFG_ITLINE29_SR_US -1446:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1447:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART4_GLB */ -1448:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1449:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART5_GLB) -1450:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1451:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART5 interrupt occurred or not. -1452:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART5_GLB LL_SYSCFG_IsActiveFlag_USART5 -1453:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1454:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1455:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART5(void) -1456:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1457:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART5_GLB) == (SYSCFG_ITLINE29_SR_US -1458:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1459:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART5_GLB */ -1460:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 73 - - -1461:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART6_GLB) -1462:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1463:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART6 interrupt occurred or not. -1464:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART6_GLB LL_SYSCFG_IsActiveFlag_USART6 -1465:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1466:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1467:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART6(void) -1468:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1469:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART6_GLB) == (SYSCFG_ITLINE29_SR_US -1470:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1471:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART6_GLB */ -1472:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1473:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART7_GLB) -1474:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1475:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART7 interrupt occurred or not. -1476:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART7_GLB LL_SYSCFG_IsActiveFlag_USART7 -1477:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1478:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1479:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART7(void) -1480:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1481:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART7_GLB) == (SYSCFG_ITLINE29_SR_US -1482:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1483:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART7_GLB */ -1484:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1485:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE29_SR_USART8_GLB) -1486:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1487:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if USART8 interrupt occurred or not. -1488:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE29 SR_USART8_GLB LL_SYSCFG_IsActiveFlag_USART8 -1489:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1490:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1491:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART8(void) -1492:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1493:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART8_GLB) == (SYSCFG_ITLINE29_SR_US -1494:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1495:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE29_SR_USART8_GLB */ -1496:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1497:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE30_SR_CAN) -1498:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1499:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if CAN interrupt occurred or not. -1500:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE30 SR_CAN LL_SYSCFG_IsActiveFlag_CAN -1501:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1502:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1503:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CAN(void) -1504:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1505:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CAN) == (SYSCFG_ITLINE30_SR_CAN)); -1506:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE30_SR_CAN */ -1508:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_ITLINE30_SR_CEC) -1510:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1511:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if CEC interrupt occurred or not, combined with EXTI line 27. -1512:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_ITLINE30 SR_CEC LL_SYSCFG_IsActiveFlag_CEC -1513:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1514:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1515:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CEC(void) -1516:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1517:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CEC) == (SYSCFG_ITLINE30_SR_CEC)); - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 74 - - -1518:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1519:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /* SYSCFG_ITLINE30_SR_CEC */ -1520:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1521:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1522:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set connections to TIMx Break inputs -1523:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK LL_SYSCFG_SetTIMBreakInputs\n -1524:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR2 SRAM_PARITY_LOCK LL_SYSCFG_SetTIMBreakInputs\n -1525:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR2 PVD_LOCK LL_SYSCFG_SetTIMBreakInputs -1526:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Break This parameter can be a combination of the following values: -1527:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_PVD (*) -1528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY -1529:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP -1530:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break) -1535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) -1537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CFGR2 -1538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #else -1539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK, Break); -1540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/ -1541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get connections to TIMx Break inputs -1545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK LL_SYSCFG_GetTIMBreakInputs\n -1546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR2 SRAM_PARITY_LOCK LL_SYSCFG_GetTIMBreakInputs\n -1547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * SYSCFG_CFGR2 PVD_LOCK LL_SYSCFG_GetTIMBreakInputs -1548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be can be a combination of the following values: -1549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_PVD (*) -1550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY -1551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP -1552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void) -1556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) -1558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->CFGR2, -1559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CFGR -1560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #else -1561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOC -1562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/ -1563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Check if SRAM parity error detected -1567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR2 SRAM_PEF LL_SYSCFG_IsActiveFlag_SP -1568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval State of bit (1 or 0). -1569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void) -1571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PEF) == (SYSCFG_CFGR2_SRAM_PEF)); -1573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 75 - - -1575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Clear SRAM parity error flag -1577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll SYSCFG_CFGR2 SRAM_PEF LL_SYSCFG_ClearFlag_SP -1578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void) -1581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PEF); -1583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1584:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1585:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1586:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} -1587:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1588:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1589:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU -1590:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ -1591:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1592:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1593:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1594:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Return the device identifier -1595:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F03x devices, the device ID is 0x444 -1596:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F04x devices, the device ID is 0x445. -1597:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F05x devices, the device ID is 0x440 -1598:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F07x devices, the device ID is 0x448 -1599:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note For STM32F09x devices, the device ID is 0x442 -1600:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_IDCODE DEV_ID LL_DBGMCU_GetDeviceID -1601:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Values between Min_Data=0x00 and Max_Data=0xFFF -1602:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1603:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void) -1604:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1605:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID)); -1606:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1607:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1608:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1609:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Return the device revision identifier -1610:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @note This field indicates the revision of the device. -1611:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** For example, it is read as 0x1000 for Revision 1.0. -1612:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_IDCODE REV_ID LL_DBGMCU_GetRevisionID -1613:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF -1614:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1615:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void) -1616:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1617:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos); -1618:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1619:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1620:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1621:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Enable the Debug Module during STOP mode -1622:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_EnableDBGStopMode -1623:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1624:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1625:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void) -1626:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1627:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); -1628:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1629:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1630:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1631:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Disable the Debug Module during STOP mode - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 76 - - -1632:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_DisableDBGStopMode -1633:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1634:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1635:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void) -1636:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1637:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); -1638:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1639:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1640:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1641:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Enable the Debug Module during STANDBY mode -1642:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_EnableDBGStandbyMode -1643:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1644:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1645:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void) -1646:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1647:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); -1648:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1649:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1650:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1651:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Disable the Debug Module during STANDBY mode -1652:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_DisableDBGStandbyMode -1653:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1654:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1655:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void) -1656:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1657:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); -1658:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1659:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1660:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1661:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Freeze APB1 peripherals (group1 peripherals) -1662:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_APB1FZ DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1663:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1664:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1665:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1666:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM14_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1667:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1668:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1669:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1670:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_I2C1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_FreezePeriph\n -1671:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_CAN_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph -1672:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Periphs This parameter can be a combination of the following values: -1673:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*) -1674:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP -1675:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*) -1676:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) -1677:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP -1678:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP -1679:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP -1680:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP -1681:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP -1682:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*) -1683:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1684:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1685:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1686:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1687:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs) -1688:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 77 - - -1689:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(DBGMCU->APB1FZ, Periphs); -1690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1691:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Unfreeze APB1 peripherals (group1 peripherals) -1694:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_APB1FZ DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1695:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1696:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1697:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1698:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_TIM14_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1699:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1701:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_I2C1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n -1703:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB1FZ DBG_CAN_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph -1704:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Periphs This parameter can be a combination of the following values: -1705:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*) -1706:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP -1707:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*) -1708:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) -1709:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP -1710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP -1711:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP -1712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP -1713:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP -1714:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*) -1715:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1716:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1717:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1718:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1719:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs) -1720:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1721:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(DBGMCU->APB1FZ, Periphs); -1722:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1723:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1724:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1725:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Freeze APB1 peripherals (group2 peripherals) -1726:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_APB2FZ DBG_TIM1_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n -1727:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM15_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n -1728:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM16_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n -1729:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM17_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph -1730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Periphs This parameter can be a combination of the following values: -1731:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM1_STOP -1732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM15_STOP (*) -1733:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM16_STOP -1734:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM17_STOP -1735:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1736:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1737:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1738:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1739:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs) -1740:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1741:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** SET_BIT(DBGMCU->APB2FZ, Periphs); -1742:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1743:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1744:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1745:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Unfreeze APB1 peripherals (group2 peripherals) - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 78 - - -1746:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll DBGMCU_APB2FZ DBG_TIM1_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n -1747:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM15_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n -1748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM16_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n -1749:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * DBGMCU_APB2FZ DBG_TIM17_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph -1750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Periphs This parameter can be a combination of the following values: -1751:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM1_STOP -1752:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM15_STOP (*) -1753:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM16_STOP -1754:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_DBGMCU_APB1_GRP2_TIM17_STOP -1755:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * -1756:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * (*) value not defined in all devices -1757:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1758:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1759:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs) -1760:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1761:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** CLEAR_BIT(DBGMCU->APB2FZ, Periphs); -1762:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1763:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1764:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @} -1765:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1766:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1767:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH -1768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @{ -1769:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1771:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1772:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Set FLASH Latency -1773:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll FLASH_ACR LATENCY LL_FLASH_SetLatency -1774:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @param Latency This parameter can be one of the following values: -1775:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_FLASH_LATENCY_0 -1776:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_FLASH_LATENCY_1 -1777:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval None -1778:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1779:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) - 318 .loc 4 1779 22 view .LVU73 - 319 .LBB57: -1780:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1781:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency); - 320 .loc 4 1781 3 view .LVU74 - 321 000c 0D4A ldr r2, .L29+4 - 322 000e 1368 ldr r3, [r2] - 323 0010 0120 movs r0, #1 - 324 .LVL19: - 325 .loc 4 1781 3 is_stmt 0 view .LVU75 - 326 0012 8343 bics r3, r0 - 327 0014 0B43 orrs r3, r1 - 328 0016 1360 str r3, [r2] - 329 .LVL20: - 330 .loc 4 1781 3 view .LVU76 - 331 .LBE57: - 332 .LBE56: - 259:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** do - 333 .loc 1 259 7 is_stmt 1 view .LVU77 - 259:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** do - 334 .loc 1 259 15 is_stmt 0 view .LVU78 - 335 0018 0222 movs r2, #2 - 336 .LVL21: - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 79 - - - 337 .L25: - 260:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 338 .loc 1 260 7 is_stmt 1 discriminator 2 view .LVU79 - 263:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** timeout--; - 339 .loc 1 263 7 discriminator 2 view .LVU80 - 340 .LBB58: - 341 .LBI58: -1782:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** } -1783:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** -1784:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** /** -1785:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @brief Get FLASH Latency -1786:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @rmtoll FLASH_ACR LATENCY LL_FLASH_GetLatency -1787:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @retval Returned value can be one of the following values: -1788:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_FLASH_LATENCY_0 -1789:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** * @arg @ref LL_FLASH_LATENCY_1 -1790:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** */ -1791:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) - 342 .loc 4 1791 26 discriminator 2 view .LVU81 - 343 .LBB59: -1792:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** { -1793:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h **** return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)); - 344 .loc 4 1793 3 discriminator 2 view .LVU82 - 345 .loc 4 1793 21 is_stmt 0 discriminator 2 view .LVU83 - 346 001a 0A4B ldr r3, .L29+4 - 347 001c 1868 ldr r0, [r3] - 348 .loc 4 1793 10 discriminator 2 view .LVU84 - 349 001e 0123 movs r3, #1 - 350 0020 0340 ands r3, r0 - 351 .LVL22: - 352 .loc 4 1793 10 discriminator 2 view .LVU85 - 353 .LBE59: - 354 .LBE58: - 264:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } while ((getlatency != latency) && (timeout > 0)); - 355 .loc 1 264 7 is_stmt 1 discriminator 2 view .LVU86 - 264:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } while ((getlatency != latency) && (timeout > 0)); - 356 .loc 1 264 14 is_stmt 0 discriminator 2 view .LVU87 - 357 0022 013A subs r2, r2, #1 - 358 .LVL23: - 265:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 359 .loc 1 265 15 is_stmt 1 discriminator 2 view .LVU88 - 265:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 360 .loc 1 265 7 is_stmt 0 discriminator 2 view .LVU89 - 361 0024 9942 cmp r1, r3 - 362 0026 01D0 beq .L24 - 265:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 363 .loc 1 265 40 discriminator 1 view .LVU90 - 364 0028 002A cmp r2, #0 - 365 002a F6D1 bne .L25 - 366 .L24: - 267:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 367 .loc 1 267 7 is_stmt 1 view .LVU91 - 267:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 368 .loc 1 267 9 is_stmt 0 view .LVU92 - 369 002c 9942 cmp r1, r3 - 370 002e 05D0 beq .L28 - 269:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 371 .loc 1 269 16 view .LVU93 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 80 - - - 372 0030 0120 movs r0, #1 - 373 0032 02E0 b .L22 - 374 .LVL24: - 375 .L27: - 251:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 376 .loc 1 251 15 view .LVU94 - 377 0034 0021 movs r1, #0 - 378 0036 E9E7 b .L23 - 379 .L26: - 239:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 380 .loc 1 239 12 view .LVU95 - 381 0038 0120 movs r0, #1 - 382 .LVL25: - 383 .L22: - 278:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 384 .loc 1 278 3 is_stmt 1 view .LVU96 - 279:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #endif /* FLASH_ACR_LATENCY */ - 385 .loc 1 279 1 is_stmt 0 view .LVU97 - 386 @ sp needed - 387 003a 7047 bx lr - 388 .LVL26: - 389 .L28: - 273:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 390 .loc 1 273 16 view .LVU98 - 391 003c 0020 movs r0, #0 - 392 003e FCE7 b .L22 - 393 .L30: - 394 .align 2 - 395 .L29: - 396 0040 00366E01 .word 24000000 - 397 0044 00200240 .word 1073881088 - 398 .cfi_endproc - 399 .LFE189: - 401 .section .text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits - 402 .align 1 - 403 .syntax unified - 404 .code 16 - 405 .thumb_func - 406 .fpu softvfp - 408 UTILS_EnablePLLAndSwitchSystem: - 409 .LVL27: - 410 .LFB195: - 544:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 545:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /** - 546:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @brief Function to enable PLL and switch system clock to PLL - 547:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param SYSCLK_Frequency SYSCLK frequency - 548:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains - 549:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * the configuration information for the BUS prescalers. - 550:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * @retval An ErrorStatus enumeration value: - 551:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - SUCCESS: No problem to switch system to PLL - 552:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** * - ERROR: Problem to switch system to PLL - 553:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** */ - 554:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDe - 555:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 411 .loc 1 555 1 is_stmt 1 view -0 - 412 .cfi_startproc - 413 @ args = 0, pretend = 0, frame = 0 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 81 - - - 414 @ frame_needed = 0, uses_anonymous_args = 0 - 415 .loc 1 555 1 is_stmt 0 view .LVU100 - 416 0000 F8B5 push {r3, r4, r5, r6, r7, lr} - 417 .LCFI3: - 418 .cfi_def_cfa_offset 24 - 419 .cfi_offset 3, -24 - 420 .cfi_offset 4, -20 - 421 .cfi_offset 5, -16 - 422 .cfi_offset 6, -12 - 423 .cfi_offset 7, -8 - 424 .cfi_offset 14, -4 - 425 0002 0400 movs r4, r0 - 426 0004 0D00 movs r5, r1 - 556:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 427 .loc 1 556 3 is_stmt 1 view .LVU101 - 428 .LVL28: - 557:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t sysclk_frequency_current = 0U; - 429 .loc 1 557 3 view .LVU102 - 558:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 559:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider)); - 430 .loc 1 559 3 view .LVU103 - 560:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider)); - 431 .loc 1 560 3 view .LVU104 - 561:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 562:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Calculate current SYSCLK frequency */ - 563:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** sysclk_frequency_current = (SystemCoreClock << AHBPrescTable[LL_RCC_GetAHBPrescaler() >> RCC_POSI - 432 .loc 1 563 3 view .LVU105 - 433 .loc 1 563 47 is_stmt 0 view .LVU106 - 434 0006 264B ldr r3, .L42 - 435 0008 1E68 ldr r6, [r3] - 436 .LBB60: - 437 .LBI60: -1171:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 438 .loc 2 1171 26 is_stmt 1 view .LVU107 - 439 .LBB61: -1173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 440 .loc 2 1173 3 view .LVU108 -1173:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 441 .loc 2 1173 21 is_stmt 0 view .LVU109 - 442 000a 264B ldr r3, .L42+4 - 443 000c 5A68 ldr r2, [r3, #4] - 444 .LBE61: - 445 .LBE60: - 446 .loc 1 563 89 view .LVU110 - 447 000e 1209 lsrs r2, r2, #4 - 448 0010 0F23 movs r3, #15 - 449 0012 1340 ands r3, r2 - 450 .loc 1 563 63 view .LVU111 - 451 0014 244A ldr r2, .L42+8 - 452 0016 D35C ldrb r3, [r2, r3] - 453 .loc 1 563 28 view .LVU112 - 454 0018 9E40 lsls r6, r6, r3 - 455 .LVL29: - 564:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 565:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Increasing the number of wait states because of higher CPU frequency */ - 566:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (sysclk_frequency_current < SYSCLK_Frequency) - 456 .loc 1 566 3 is_stmt 1 view .LVU113 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 82 - - - 457 .loc 1 566 6 is_stmt 0 view .LVU114 - 458 001a 8642 cmp r6, r0 - 459 001c 2AD3 bcc .L39 - 556:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t sysclk_frequency_current = 0U; - 460 .loc 1 556 15 view .LVU115 - 461 001e 0027 movs r7, #0 - 462 .LVL30: - 463 .L32: - 567:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 568:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Set FLASH latency to highest latency */ - 569:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = LL_SetFlashLatency(SYSCLK_Frequency); - 570:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 571:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 572:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Update system clock configuration */ - 573:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (status == SUCCESS) - 574:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 575:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Enable PLL */ - 576:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_PLL_Enable(); - 464 .loc 1 576 5 is_stmt 1 view .LVU116 - 465 .LBB62: - 466 .LBI62: -1507:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 467 .loc 2 1507 22 view .LVU117 - 468 .LBB63: -1509:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 469 .loc 2 1509 3 view .LVU118 - 470 0020 204A ldr r2, .L42+4 - 471 0022 1168 ldr r1, [r2] - 472 0024 8023 movs r3, #128 - 473 0026 5B04 lsls r3, r3, #17 - 474 0028 0B43 orrs r3, r1 - 475 002a 1360 str r3, [r2] - 476 .L34: - 477 .LBE63: - 478 .LBE62: - 577:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_PLL_IsReady() != 1U) - 578:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 579:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Wait for PLL ready */ - 580:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 479 .loc 1 580 5 discriminator 1 view .LVU119 - 577:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_PLL_IsReady() != 1U) - 480 .loc 1 577 11 discriminator 1 view .LVU120 - 481 .LBB64: - 482 .LBI64: -1528:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 483 .loc 2 1528 26 discriminator 1 view .LVU121 - 484 .LBB65: - 485 .loc 2 1530 3 discriminator 1 view .LVU122 - 486 .loc 2 1530 11 is_stmt 0 discriminator 1 view .LVU123 - 487 002c 1D4B ldr r3, .L42+4 - 488 002e 1B68 ldr r3, [r3] - 489 .LBE65: - 490 .LBE64: - 577:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_PLL_IsReady() != 1U) - 491 .loc 1 577 11 discriminator 1 view .LVU124 - 492 0030 9B01 lsls r3, r3, #6 - 493 0032 FBD5 bpl .L34 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 83 - - - 581:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 582:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Sysclk activation on the main PLL */ - 583:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider); - 494 .loc 1 583 5 is_stmt 1 view .LVU125 - 495 .LVL31: - 496 .LBB66: - 497 .LBI66: -1136:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 498 .loc 2 1136 22 view .LVU126 - 499 .LBB67: -1138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 500 .loc 2 1138 3 view .LVU127 - 501 0034 1B4A ldr r2, .L42+4 - 502 0036 5368 ldr r3, [r2, #4] - 503 0038 F021 movs r1, #240 - 504 003a 8B43 bics r3, r1 - 505 003c 2968 ldr r1, [r5] - 506 003e 0B43 orrs r3, r1 - 507 0040 5360 str r3, [r2, #4] - 508 .LVL32: -1138:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 509 .loc 2 1138 3 is_stmt 0 view .LVU128 - 510 .LBE67: - 511 .LBE66: - 584:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); - 512 .loc 1 584 5 is_stmt 1 view .LVU129 - 513 .LBB68: - 514 .LBI68: -1100:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 515 .loc 2 1100 22 view .LVU130 - 516 .LBB69: -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 517 .loc 2 1102 3 view .LVU131 - 518 0042 5368 ldr r3, [r2, #4] - 519 0044 0321 movs r1, #3 - 520 0046 8B43 bics r3, r1 - 521 0048 0139 subs r1, r1, #1 - 522 004a 0B43 orrs r3, r1 - 523 004c 5360 str r3, [r2, #4] - 524 .LVL33: - 525 .L35: -1102:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 526 .loc 2 1102 3 is_stmt 0 view .LVU132 - 527 .LBE69: - 528 .LBE68: - 585:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) - 586:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 587:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Wait for system clock switch to PLL */ - 588:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 529 .loc 1 588 5 is_stmt 1 discriminator 1 view .LVU133 - 585:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) - 530 .loc 1 585 11 discriminator 1 view .LVU134 - 531 .LBB70: - 532 .LBI70: -1116:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 533 .loc 2 1116 26 discriminator 1 view .LVU135 - 534 .LBB71: - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 84 - - -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 535 .loc 2 1118 3 discriminator 1 view .LVU136 -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 536 .loc 2 1118 21 is_stmt 0 discriminator 1 view .LVU137 - 537 004e 154B ldr r3, .L42+4 - 538 0050 5A68 ldr r2, [r3, #4] -1118:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 539 .loc 2 1118 10 discriminator 1 view .LVU138 - 540 0052 0C23 movs r3, #12 - 541 0054 1340 ands r3, r2 - 542 .LBE71: - 543 .LBE70: - 585:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) - 544 .loc 1 585 11 discriminator 1 view .LVU139 - 545 0056 082B cmp r3, #8 - 546 0058 F9D1 bne .L35 - 589:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 590:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Set APB1 & APB2 prescaler*/ - 591:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider); - 547 .loc 1 591 5 is_stmt 1 view .LVU140 - 548 .LVL34: - 549 .LBB72: - 550 .LBI72: -1152:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 551 .loc 2 1152 22 view .LVU141 - 552 .LBB73: -1154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 553 .loc 2 1154 3 view .LVU142 - 554 005a 124A ldr r2, .L42+4 - 555 005c 5368 ldr r3, [r2, #4] - 556 005e 1349 ldr r1, .L42+12 - 557 0060 0B40 ands r3, r1 - 558 0062 6968 ldr r1, [r5, #4] - 559 0064 0B43 orrs r3, r1 - 560 0066 5360 str r3, [r2, #4] - 561 .LVL35: - 562 .L33: -1154:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 563 .loc 2 1154 3 is_stmt 0 view .LVU143 - 564 .LBE73: - 565 .LBE72: - 592:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 593:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 594:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Decreasing the number of wait states because of lower CPU frequency */ - 595:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (sysclk_frequency_current > SYSCLK_Frequency) - 566 .loc 1 595 3 is_stmt 1 view .LVU144 - 567 .loc 1 595 6 is_stmt 0 view .LVU145 - 568 0068 A642 cmp r6, r4 - 569 006a 08D8 bhi .L40 - 570 .L36: - 571 .LVL36: - 596:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 597:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Set FLASH latency to lowest latency */ - 598:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** status = LL_SetFlashLatency(SYSCLK_Frequency); - 599:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 600:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 601:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** /* Update SystemCoreClock variable */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 85 - - - 602:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** if (status == SUCCESS) - 572 .loc 1 602 3 is_stmt 1 view .LVU146 - 573 .loc 1 602 6 is_stmt 0 view .LVU147 - 574 006c 002F cmp r7, #0 - 575 006e 0BD0 beq .L41 - 576 .L37: - 603:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 604:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** LL_SetSystemCoreClock(__LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivi - 605:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 606:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 607:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** return status; - 577 .loc 1 607 3 is_stmt 1 view .LVU148 - 608:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 578 .loc 1 608 1 is_stmt 0 view .LVU149 - 579 0070 3800 movs r0, r7 - 580 @ sp needed - 581 .LVL37: - 582 .LVL38: - 583 .LVL39: - 584 .LVL40: - 585 .loc 1 608 1 view .LVU150 - 586 0072 F8BD pop {r3, r4, r5, r6, r7, pc} - 587 .LVL41: - 588 .L39: - 569:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 589 .loc 1 569 5 is_stmt 1 view .LVU151 - 569:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 590 .loc 1 569 14 is_stmt 0 view .LVU152 - 591 0074 FFF7FEFF bl LL_SetFlashLatency - 592 .LVL42: - 569:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 593 .loc 1 569 14 view .LVU153 - 594 0078 071E subs r7, r0, #0 - 595 .LVL43: - 573:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 596 .loc 1 573 3 is_stmt 1 view .LVU154 - 573:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 597 .loc 1 573 6 is_stmt 0 view .LVU155 - 598 007a F5D1 bne .L33 - 599 007c D0E7 b .L32 - 600 .LVL44: - 601 .L40: - 598:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 602 .loc 1 598 5 is_stmt 1 view .LVU156 - 598:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 603 .loc 1 598 14 is_stmt 0 view .LVU157 - 604 007e 2000 movs r0, r4 - 605 0080 FFF7FEFF bl LL_SetFlashLatency - 606 .LVL45: - 607 0084 0700 movs r7, r0 - 608 .LVL46: - 598:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 609 .loc 1 598 14 view .LVU158 - 610 0086 F1E7 b .L36 - 611 .LVL47: - 612 .L41: - 604:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 86 - - - 613 .loc 1 604 5 is_stmt 1 view .LVU159 - 604:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 614 .loc 1 604 27 is_stmt 0 view .LVU160 - 615 0088 2A68 ldr r2, [r5] - 616 008a 1209 lsrs r2, r2, #4 - 617 008c 0F23 movs r3, #15 - 618 008e 1340 ands r3, r2 - 619 0090 054A ldr r2, .L42+8 - 620 0092 D35C ldrb r3, [r2, r3] - 604:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 621 .loc 1 604 5 view .LVU161 - 622 0094 2000 movs r0, r4 - 623 0096 D840 lsrs r0, r0, r3 - 624 0098 FFF7FEFF bl LL_SetSystemCoreClock - 625 .LVL48: - 626 009c E8E7 b .L37 - 627 .L43: - 628 009e C046 .align 2 - 629 .L42: - 630 00a0 00000000 .word SystemCoreClock - 631 00a4 00100240 .word 1073876992 - 632 00a8 00000000 .word AHBPrescTable - 633 00ac FFF8FFFF .word -1793 - 634 .cfi_endproc - 635 .LFE195: - 637 .section .text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits - 638 .align 1 - 639 .global LL_PLL_ConfigSystemClock_HSI - 640 .syntax unified - 641 .code 16 - 642 .thumb_func - 643 .fpu softvfp - 645 LL_PLL_ConfigSystemClock_HSI: - 646 .LVL49: - 647 .LFB190: - 301:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 648 .loc 1 301 1 is_stmt 1 view -0 - 649 .cfi_startproc - 650 @ args = 0, pretend = 0, frame = 0 - 651 @ frame_needed = 0, uses_anonymous_args = 0 - 301:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 652 .loc 1 301 1 is_stmt 0 view .LVU163 - 653 0000 70B5 push {r4, r5, r6, lr} - 654 .LCFI4: - 655 .cfi_def_cfa_offset 16 - 656 .cfi_offset 4, -16 - 657 .cfi_offset 5, -12 - 658 .cfi_offset 6, -8 - 659 .cfi_offset 14, -4 - 660 0002 0400 movs r4, r0 - 661 0004 0D00 movs r5, r1 - 302:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t pllfreq = 0U; - 662 .loc 1 302 3 is_stmt 1 view .LVU164 - 663 .LVL50: - 303:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 664 .loc 1 303 3 view .LVU165 - 306:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 87 - - - 665 .loc 1 306 3 view .LVU166 - 306:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 666 .loc 1 306 7 is_stmt 0 view .LVU167 - 667 0006 FFF7FEFF bl UTILS_PLL_IsBusy - 668 .LVL51: - 306:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 669 .loc 1 306 6 view .LVU168 - 670 000a 0028 cmp r0, #0 - 671 000c 24D1 bne .L48 - 310:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 672 .loc 1 310 5 is_stmt 1 view .LVU169 - 316:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 673 .loc 1 316 5 view .LVU170 - 316:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 674 .loc 1 316 15 is_stmt 0 view .LVU171 - 675 000e 2100 movs r1, r4 - 676 0010 1248 ldr r0, .L49 - 677 0012 FFF7FEFF bl UTILS_GetPLLOutputFrequency - 678 .LVL52: - 319:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 679 .loc 1 319 5 is_stmt 1 view .LVU172 - 680 .LBB74: - 681 .LBI74: - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 682 .loc 2 768 26 view .LVU173 - 683 .LBB75: - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 684 .loc 2 770 3 view .LVU174 - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 685 .loc 2 770 11 is_stmt 0 view .LVU175 - 686 0016 124B ldr r3, .L49+4 - 687 0018 1B68 ldr r3, [r3] - 688 .LBE75: - 689 .LBE74: - 319:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 690 .loc 1 319 8 view .LVU176 - 691 001a 9B07 lsls r3, r3, #30 - 692 001c 08D4 bmi .L46 - 321:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_HSI_IsReady() != 1U) - 693 .loc 1 321 7 is_stmt 1 view .LVU177 - 694 .LBB76: - 695 .LBI76: - 748:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 696 .loc 2 748 22 view .LVU178 - 697 .LBB77: - 750:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 698 .loc 2 750 3 view .LVU179 - 699 001e 104A ldr r2, .L49+4 - 700 0020 1368 ldr r3, [r2] - 701 0022 0121 movs r1, #1 - 702 0024 0B43 orrs r3, r1 - 703 0026 1360 str r3, [r2] - 704 .L47: - 705 .LBE77: - 706 .LBE76: - 325:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 707 .loc 1 325 7 discriminator 1 view .LVU180 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 88 - - - 322:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 708 .loc 1 322 13 discriminator 1 view .LVU181 - 709 .LBB78: - 710 .LBI78: - 768:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 711 .loc 2 768 26 discriminator 1 view .LVU182 - 712 .LBB79: - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 713 .loc 2 770 3 discriminator 1 view .LVU183 - 770:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 714 .loc 2 770 11 is_stmt 0 discriminator 1 view .LVU184 - 715 0028 0D4B ldr r3, .L49+4 - 716 002a 1B68 ldr r3, [r3] - 717 .LBE79: - 718 .LBE78: - 322:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 719 .loc 1 322 13 discriminator 1 view .LVU185 - 720 002c 9B07 lsls r3, r3, #30 - 721 002e FBD5 bpl .L47 - 722 .L46: - 330:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 723 .loc 1 330 5 is_stmt 1 view .LVU186 - 724 0030 2668 ldr r6, [r4] - 725 0032 6468 ldr r4, [r4, #4] - 726 .LVL53: - 727 .LBB80: - 728 .LBI80: -1531:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } -1532:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** -1533:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT) -1534:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** /** -1535:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @brief Configure PLL used for SYSCLK Domain -1536:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @rmtoll CFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS\n -1537:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR PLLMUL LL_RCC_PLL_ConfigDomain_SYS\n -1538:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * CFGR2 PREDIV LL_RCC_PLL_ConfigDomain_SYS -1539:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param Source This parameter can be one of the following values: -1540:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI -1541:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSE -1542:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLLSOURCE_HSI48 (*) -1543:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * -1544:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * (*) value not defined in all devices -1545:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param PLLMul This parameter can be one of the following values: -1546:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_2 -1547:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_3 -1548:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_4 -1549:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_5 -1550:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_6 -1551:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_7 -1552:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_8 -1553:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_9 -1554:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_10 -1555:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_11 -1556:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_12 -1557:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_13 -1558:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_14 -1559:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_15 -1560:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PLL_MUL_16 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 89 - - -1561:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @param PLLDiv This parameter can be one of the following values: -1562:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_1 -1563:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_2 -1564:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_3 -1565:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_4 -1566:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_5 -1567:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_6 -1568:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_7 -1569:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_8 -1570:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_9 -1571:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_10 -1572:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_11 -1573:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_12 -1574:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_13 -1575:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_14 -1576:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_15 -1577:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @arg @ref LL_RCC_PREDIV_DIV_16 -1578:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** * @retval None -1579:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** */ -1580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv) - 729 .loc 2 1580 22 view .LVU187 - 730 .LBB81: -1581:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { -1582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul); - 731 .loc 2 1582 3 view .LVU188 - 732 0034 0A49 ldr r1, .L49+4 - 733 0036 4B68 ldr r3, [r1, #4] - 734 0038 0A4A ldr r2, .L49+8 - 735 003a 1340 ands r3, r2 - 736 003c 8022 movs r2, #128 - 737 003e 1202 lsls r2, r2, #8 - 738 0040 3243 orrs r2, r6 - 739 0042 1343 orrs r3, r2 - 740 0044 4B60 str r3, [r1, #4] -1583:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv); - 741 .loc 2 1583 3 view .LVU189 - 742 0046 CB6A ldr r3, [r1, #44] - 743 0048 0F22 movs r2, #15 - 744 004a 9343 bics r3, r2 - 745 004c 2343 orrs r3, r4 - 746 004e CB62 str r3, [r1, #44] - 747 .LVL54: - 748 .loc 2 1583 3 is_stmt 0 view .LVU190 - 749 .LBE81: - 750 .LBE80: - 336:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 751 .loc 1 336 5 is_stmt 1 view .LVU191 - 336:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 752 .loc 1 336 14 is_stmt 0 view .LVU192 - 753 0050 2900 movs r1, r5 - 754 0052 FFF7FEFF bl UTILS_EnablePLLAndSwitchSystem - 755 .LVL55: - 756 .L45: - 344:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 757 .loc 1 344 3 is_stmt 1 view .LVU193 - 345:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 758 .loc 1 345 1 is_stmt 0 view .LVU194 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 90 - - - 759 @ sp needed - 760 .LVL56: - 345:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 761 .loc 1 345 1 view .LVU195 - 762 0056 70BD pop {r4, r5, r6, pc} - 763 .LVL57: - 764 .L48: - 341:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 765 .loc 1 341 12 view .LVU196 - 766 0058 0120 movs r0, #1 - 767 005a FCE7 b .L45 - 768 .L50: - 769 .align 2 - 770 .L49: - 771 005c 00127A00 .word 8000000 - 772 0060 00100240 .word 1073876992 - 773 0064 FF7FC2FF .word -4030465 - 774 .cfi_endproc - 775 .LFE190: - 777 .section .text.LL_PLL_ConfigSystemClock_HSI48,"ax",%progbits - 778 .align 1 - 779 .global LL_PLL_ConfigSystemClock_HSI48 - 780 .syntax unified - 781 .code 16 - 782 .thumb_func - 783 .fpu softvfp - 785 LL_PLL_ConfigSystemClock_HSI48: - 786 .LVL58: - 787 .LFB191: - 365:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 788 .loc 1 365 1 is_stmt 1 view -0 - 789 .cfi_startproc - 790 @ args = 0, pretend = 0, frame = 0 - 791 @ frame_needed = 0, uses_anonymous_args = 0 - 365:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 792 .loc 1 365 1 is_stmt 0 view .LVU198 - 793 0000 70B5 push {r4, r5, r6, lr} - 794 .LCFI5: - 795 .cfi_def_cfa_offset 16 - 796 .cfi_offset 4, -16 - 797 .cfi_offset 5, -12 - 798 .cfi_offset 6, -8 - 799 .cfi_offset 14, -4 - 800 0002 0400 movs r4, r0 - 801 0004 0D00 movs r5, r1 - 366:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t pllfreq = 0U; - 802 .loc 1 366 3 is_stmt 1 view .LVU199 - 803 .LVL59: - 367:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 804 .loc 1 367 3 view .LVU200 - 370:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 805 .loc 1 370 3 view .LVU201 - 370:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 806 .loc 1 370 7 is_stmt 0 view .LVU202 - 807 0006 FFF7FEFF bl UTILS_PLL_IsBusy - 808 .LVL60: - 370:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 91 - - - 809 .loc 1 370 6 view .LVU203 - 810 000a 0028 cmp r0, #0 - 811 000c 25D1 bne .L55 - 373:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 812 .loc 1 373 5 is_stmt 1 view .LVU204 - 376:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 813 .loc 1 376 5 view .LVU205 - 376:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 814 .loc 1 376 15 is_stmt 0 view .LVU206 - 815 000e 2100 movs r1, r4 - 816 0010 1348 ldr r0, .L56 - 817 0012 FFF7FEFF bl UTILS_GetPLLOutputFrequency - 818 .LVL61: - 379:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 819 .loc 1 379 5 is_stmt 1 view .LVU207 - 820 .LBB82: - 821 .LBI82: - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 822 .loc 2 843 26 view .LVU208 - 823 .LBB83: - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 824 .loc 2 845 3 view .LVU209 - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 825 .loc 2 845 11 is_stmt 0 view .LVU210 - 826 0016 134B ldr r3, .L56+4 - 827 0018 5B6B ldr r3, [r3, #52] - 828 .LBE83: - 829 .LBE82: - 379:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 830 .loc 1 379 8 view .LVU211 - 831 001a 9B03 lsls r3, r3, #14 - 832 001c 09D4 bmi .L53 - 381:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_HSI48_IsReady() != 1U) - 833 .loc 1 381 7 is_stmt 1 view .LVU212 - 834 .LBB84: - 835 .LBI84: - 823:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 836 .loc 2 823 22 view .LVU213 - 837 .LBB85: - 825:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 838 .loc 2 825 3 view .LVU214 - 839 001e 114A ldr r2, .L56+4 - 840 0020 516B ldr r1, [r2, #52] - 841 0022 8023 movs r3, #128 - 842 0024 5B02 lsls r3, r3, #9 - 843 0026 0B43 orrs r3, r1 - 844 0028 5363 str r3, [r2, #52] - 845 .L54: - 846 .LBE85: - 847 .LBE84: - 385:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 848 .loc 1 385 7 discriminator 1 view .LVU215 - 382:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 849 .loc 1 382 13 discriminator 1 view .LVU216 - 850 .LBB86: - 851 .LBI86: - 843:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 92 - - - 852 .loc 2 843 26 discriminator 1 view .LVU217 - 853 .LBB87: - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 854 .loc 2 845 3 discriminator 1 view .LVU218 - 845:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 855 .loc 2 845 11 is_stmt 0 discriminator 1 view .LVU219 - 856 002a 0E4B ldr r3, .L56+4 - 857 002c 5B6B ldr r3, [r3, #52] - 858 .LBE87: - 859 .LBE86: - 382:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 860 .loc 1 382 13 discriminator 1 view .LVU220 - 861 002e 9B03 lsls r3, r3, #14 - 862 0030 FBD5 bpl .L54 - 863 .L53: - 389:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 864 .loc 1 389 5 is_stmt 1 view .LVU221 - 865 0032 2668 ldr r6, [r4] - 866 0034 6468 ldr r4, [r4, #4] - 867 .LVL62: - 868 .LBB88: - 869 .LBI88: -1580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 870 .loc 2 1580 22 view .LVU222 - 871 .LBB89: -1582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv); - 872 .loc 2 1582 3 view .LVU223 - 873 0036 0B49 ldr r1, .L56+4 - 874 0038 4B68 ldr r3, [r1, #4] - 875 003a 0B4A ldr r2, .L56+8 - 876 003c 1340 ands r3, r2 - 877 003e C022 movs r2, #192 - 878 0040 5202 lsls r2, r2, #9 - 879 0042 3243 orrs r2, r6 - 880 0044 1343 orrs r3, r2 - 881 0046 4B60 str r3, [r1, #4] - 882 .loc 2 1583 3 view .LVU224 - 883 0048 CB6A ldr r3, [r1, #44] - 884 004a 0F22 movs r2, #15 - 885 004c 9343 bics r3, r2 - 886 004e 2343 orrs r3, r4 - 887 0050 CB62 str r3, [r1, #44] - 888 .LVL63: - 889 .loc 2 1583 3 is_stmt 0 view .LVU225 - 890 .LBE89: - 891 .LBE88: - 392:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 892 .loc 1 392 5 is_stmt 1 view .LVU226 - 392:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 893 .loc 1 392 14 is_stmt 0 view .LVU227 - 894 0052 2900 movs r1, r5 - 895 0054 FFF7FEFF bl UTILS_EnablePLLAndSwitchSystem - 896 .LVL64: - 897 .L52: - 400:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 898 .loc 1 400 3 is_stmt 1 view .LVU228 - 401:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 93 - - - 899 .loc 1 401 1 is_stmt 0 view .LVU229 - 900 @ sp needed - 901 .LVL65: - 401:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 902 .loc 1 401 1 view .LVU230 - 903 0058 70BD pop {r4, r5, r6, pc} - 904 .LVL66: - 905 .L55: - 397:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 906 .loc 1 397 12 view .LVU231 - 907 005a 0120 movs r0, #1 - 908 005c FCE7 b .L52 - 909 .L57: - 910 005e C046 .align 2 - 911 .L56: - 912 0060 006CDC02 .word 48000000 - 913 0064 00100240 .word 1073876992 - 914 0068 FF7FC2FF .word -4030465 - 915 .cfi_endproc - 916 .LFE191: - 918 .section .text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits - 919 .align 1 - 920 .global LL_PLL_ConfigSystemClock_HSE - 921 .syntax unified - 922 .code 16 - 923 .thumb_func - 924 .fpu softvfp - 926 LL_PLL_ConfigSystemClock_HSE: - 927 .LVL67: - 928 .LFB192: - 426:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 929 .loc 1 426 1 is_stmt 1 view -0 - 930 .cfi_startproc - 931 @ args = 0, pretend = 0, frame = 0 - 932 @ frame_needed = 0, uses_anonymous_args = 0 - 426:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** ErrorStatus status = SUCCESS; - 933 .loc 1 426 1 is_stmt 0 view .LVU233 - 934 0000 F8B5 push {r3, r4, r5, r6, r7, lr} - 935 .LCFI6: - 936 .cfi_def_cfa_offset 24 - 937 .cfi_offset 3, -24 - 938 .cfi_offset 4, -20 - 939 .cfi_offset 5, -16 - 940 .cfi_offset 6, -12 - 941 .cfi_offset 7, -8 - 942 .cfi_offset 14, -4 - 943 0002 0400 movs r4, r0 - 944 0004 0F00 movs r7, r1 - 945 0006 1500 movs r5, r2 - 946 0008 1E00 movs r6, r3 - 427:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** uint32_t pllfreq = 0U; - 947 .loc 1 427 3 is_stmt 1 view .LVU234 - 948 .LVL68: - 428:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 949 .loc 1 428 3 view .LVU235 - 431:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass)); - 950 .loc 1 431 3 view .LVU236 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 94 - - - 432:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 951 .loc 1 432 3 view .LVU237 - 435:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 952 .loc 1 435 3 view .LVU238 - 435:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 953 .loc 1 435 7 is_stmt 0 view .LVU239 - 954 000a FFF7FEFF bl UTILS_PLL_IsBusy - 955 .LVL69: - 435:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 956 .loc 1 435 6 view .LVU240 - 957 000e 0028 cmp r0, #0 - 958 0010 33D1 bne .L64 - 439:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 959 .loc 1 439 5 is_stmt 1 view .LVU241 - 445:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 960 .loc 1 445 5 view .LVU242 - 445:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 961 .loc 1 445 15 is_stmt 0 view .LVU243 - 962 0012 2900 movs r1, r5 - 963 0014 2000 movs r0, r4 - 964 0016 FFF7FEFF bl UTILS_GetPLLOutputFrequency - 965 .LVL70: - 448:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 966 .loc 1 448 5 is_stmt 1 view .LVU244 - 967 .LBB90: - 968 .LBI90: - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 969 .loc 2 730 26 view .LVU245 - 970 .LBB91: - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 971 .loc 2 732 3 view .LVU246 - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 972 .loc 2 732 11 is_stmt 0 view .LVU247 - 973 001a 194B ldr r3, .L66 - 974 001c 1B68 ldr r3, [r3] - 975 .LBE91: - 976 .LBE90: - 448:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 977 .loc 1 448 8 view .LVU248 - 978 001e 9B03 lsls r3, r3, #14 - 979 0020 10D4 bmi .L60 - 451:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 980 .loc 1 451 7 is_stmt 1 view .LVU249 - 451:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 981 .loc 1 451 10 is_stmt 0 view .LVU250 - 982 0022 012F cmp r7, #1 - 983 0024 22D0 beq .L65 - 457:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 984 .loc 1 457 9 is_stmt 1 view .LVU251 - 985 .LBB92: - 986 .LBI92: - 700:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 987 .loc 2 700 22 view .LVU252 - 988 .LBB93: - 702:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 989 .loc 2 702 3 view .LVU253 - 990 0026 164A ldr r2, .L66 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 95 - - - 991 0028 1368 ldr r3, [r2] - 992 002a 1649 ldr r1, .L66+4 - 993 002c 0B40 ands r3, r1 - 994 002e 1360 str r3, [r2] - 995 .L62: - 996 .LBE93: - 997 .LBE92: - 461:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** while (LL_RCC_HSE_IsReady() != 1U) - 998 .loc 1 461 7 view .LVU254 - 999 .LBB94: - 1000 .LBI94: - 710:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 1001 .loc 2 710 22 view .LVU255 - 1002 .LBB95: - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 1003 .loc 2 712 3 view .LVU256 - 1004 0030 134A ldr r2, .L66 - 1005 0032 1168 ldr r1, [r2] - 1006 0034 8023 movs r3, #128 - 1007 0036 5B02 lsls r3, r3, #9 - 1008 0038 0B43 orrs r3, r1 - 1009 003a 1360 str r3, [r2] - 1010 .LVL71: - 1011 .L63: - 712:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 1012 .loc 2 712 3 is_stmt 0 view .LVU257 - 1013 .LBE95: - 1014 .LBE94: - 465:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 1015 .loc 1 465 7 is_stmt 1 discriminator 1 view .LVU258 - 462:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 1016 .loc 1 462 13 discriminator 1 view .LVU259 - 1017 .LBB96: - 1018 .LBI96: - 730:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 1019 .loc 2 730 26 discriminator 1 view .LVU260 - 1020 .LBB97: - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 1021 .loc 2 732 3 discriminator 1 view .LVU261 - 732:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 1022 .loc 2 732 11 is_stmt 0 discriminator 1 view .LVU262 - 1023 003c 104C ldr r4, .L66 - 1024 003e 2468 ldr r4, [r4] - 1025 .LBE97: - 1026 .LBE96: - 462:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** { - 1027 .loc 1 462 13 discriminator 1 view .LVU263 - 1028 0040 A303 lsls r3, r4, #14 - 1029 0042 FBD5 bpl .L63 - 1030 .L60: - 470:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 1031 .loc 1 470 7 is_stmt 1 view .LVU264 - 1032 0044 2F68 ldr r7, [r5] - 1033 .LVL72: - 470:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** #else - 1034 .loc 1 470 7 is_stmt 0 view .LVU265 - 1035 0046 6968 ldr r1, [r5, #4] - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 96 - - - 1036 .LVL73: - 1037 .LBB98: - 1038 .LBI98: -1580:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 1039 .loc 2 1580 22 is_stmt 1 view .LVU266 - 1040 .LBB99: -1582:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv); - 1041 .loc 2 1582 3 view .LVU267 - 1042 0048 0D4A ldr r2, .L66 - 1043 004a 5368 ldr r3, [r2, #4] - 1044 004c 0E4C ldr r4, .L66+8 - 1045 004e 2340 ands r3, r4 - 1046 0050 8024 movs r4, #128 - 1047 0052 6402 lsls r4, r4, #9 - 1048 0054 3C43 orrs r4, r7 - 1049 0056 2343 orrs r3, r4 - 1050 0058 5360 str r3, [r2, #4] - 1051 .loc 2 1583 3 view .LVU268 - 1052 005a D36A ldr r3, [r2, #44] - 1053 005c 0F24 movs r4, #15 - 1054 005e A343 bics r3, r4 - 1055 0060 0B43 orrs r3, r1 - 1056 0062 D362 str r3, [r2, #44] - 1057 .LVL74: - 1058 .loc 2 1583 3 is_stmt 0 view .LVU269 - 1059 .LBE99: - 1060 .LBE98: - 476:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 1061 .loc 1 476 5 is_stmt 1 view .LVU270 - 476:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 1062 .loc 1 476 14 is_stmt 0 view .LVU271 - 1063 0064 3100 movs r1, r6 - 1064 0066 FFF7FEFF bl UTILS_EnablePLLAndSwitchSystem - 1065 .LVL75: - 1066 .L59: - 484:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 1067 .loc 1 484 3 is_stmt 1 view .LVU272 - 485:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 1068 .loc 1 485 1 is_stmt 0 view .LVU273 - 1069 @ sp needed - 1070 .LVL76: - 1071 .LVL77: - 485:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** - 1072 .loc 1 485 1 view .LVU274 - 1073 006a F8BD pop {r3, r4, r5, r6, r7, pc} - 1074 .LVL78: - 1075 .L65: - 453:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 1076 .loc 1 453 9 is_stmt 1 view .LVU275 - 1077 .LBB100: - 1078 .LBI100: - 690:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** { - 1079 .loc 2 690 22 view .LVU276 - 1080 .LBB101: - 692:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** } - 1081 .loc 2 692 3 view .LVU277 - 1082 006c 044A ldr r2, .L66 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 97 - - - 1083 006e 1168 ldr r1, [r2] - 1084 0070 8023 movs r3, #128 - 1085 0072 DB02 lsls r3, r3, #11 - 1086 0074 0B43 orrs r3, r1 - 1087 0076 1360 str r3, [r2] - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 1088 .loc 2 693 1 is_stmt 0 view .LVU278 - 1089 0078 DAE7 b .L62 - 1090 .LVL79: - 1091 .L64: - 693:Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h **** - 1092 .loc 2 693 1 view .LVU279 - 1093 .LBE101: - 1094 .LBE100: - 481:Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c **** } - 1095 .loc 1 481 12 view .LVU280 - 1096 007a 0120 movs r0, #1 - 1097 007c F5E7 b .L59 - 1098 .L67: - 1099 007e C046 .align 2 - 1100 .L66: - 1101 0080 00100240 .word 1073876992 - 1102 0084 FFFFFBFF .word -262145 - 1103 0088 FF7FC2FF .word -4030465 - 1104 .cfi_endproc - 1105 .LFE192: - 1107 .text - 1108 .Letext0: - 1109 .file 5 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 1110 .file 6 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 1111 .file 7 "Drivers/CMSIS/Include/core_cm0.h" - 1112 .file 8 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h" - 1113 .file 9 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h" - 1114 .file 10 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h" - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5VU1df.s page 98 - - -DEFINED SYMBOLS - *ABS*:00000000 stm32f0xx_ll_utils.c -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:17 .text.UTILS_GetPLLOutputFrequency:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:24 .text.UTILS_GetPLLOutputFrequency:00000000 UTILS_GetPLLOutputFrequency -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:73 .text.UTILS_PLL_IsBusy:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:79 .text.UTILS_PLL_IsBusy:00000000 UTILS_PLL_IsBusy -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:119 .text.UTILS_PLL_IsBusy:00000010 $d -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:124 .text.LL_Init1msTick:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:131 .text.LL_Init1msTick:00000000 LL_Init1msTick -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:180 .text.LL_Init1msTick:0000001c $d -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:185 .text.LL_mDelay:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:192 .text.LL_mDelay:00000000 LL_mDelay -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:246 .text.LL_mDelay:00000024 $d -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:251 .text.LL_SetSystemCoreClock:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:258 .text.LL_SetSystemCoreClock:00000000 LL_SetSystemCoreClock -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:276 .text.LL_SetSystemCoreClock:00000008 $d -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:281 .text.LL_SetFlashLatency:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:288 .text.LL_SetFlashLatency:00000000 LL_SetFlashLatency -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:396 .text.LL_SetFlashLatency:00000040 $d -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:402 .text.UTILS_EnablePLLAndSwitchSystem:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:408 .text.UTILS_EnablePLLAndSwitchSystem:00000000 UTILS_EnablePLLAndSwitchSystem -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:630 .text.UTILS_EnablePLLAndSwitchSystem:000000a0 $d -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:638 .text.LL_PLL_ConfigSystemClock_HSI:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:645 .text.LL_PLL_ConfigSystemClock_HSI:00000000 LL_PLL_ConfigSystemClock_HSI -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:771 .text.LL_PLL_ConfigSystemClock_HSI:0000005c $d -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:778 .text.LL_PLL_ConfigSystemClock_HSI48:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:785 .text.LL_PLL_ConfigSystemClock_HSI48:00000000 LL_PLL_ConfigSystemClock_HSI48 -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:912 .text.LL_PLL_ConfigSystemClock_HSI48:00000060 $d -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:919 .text.LL_PLL_ConfigSystemClock_HSE:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:926 .text.LL_PLL_ConfigSystemClock_HSE:00000000 LL_PLL_ConfigSystemClock_HSE -C:\Users\144311\AppData\Local\Temp\cc5VU1df.s:1101 .text.LL_PLL_ConfigSystemClock_HSE:00000080 $d - -UNDEFINED SYMBOLS -__aeabi_uidiv -SystemCoreClock -AHBPrescTable diff --git a/bsl/cmakeLowLayer/oldStmFile/build/system_stm32f0xx.lst b/bsl/cmakeLowLayer/oldStmFile/build/system_stm32f0xx.lst deleted file mode 100644 index 6c2c7e2..0000000 --- a/bsl/cmakeLowLayer/oldStmFile/build/system_stm32f0xx.lst +++ /dev/null @@ -1,571 +0,0 @@ -ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 1 - - - 1 .cpu cortex-m0 - 2 .eabi_attribute 20, 1 - 3 .eabi_attribute 21, 1 - 4 .eabi_attribute 23, 3 - 5 .eabi_attribute 24, 1 - 6 .eabi_attribute 25, 1 - 7 .eabi_attribute 26, 1 - 8 .eabi_attribute 30, 1 - 9 .eabi_attribute 34, 0 - 10 .eabi_attribute 18, 4 - 11 .file "system_stm32f0xx.c" - 12 .text - 13 .Ltext0: - 14 .cfi_sections .debug_frame - 15 .section .text.SystemInit,"ax",%progbits - 16 .align 1 - 17 .global SystemInit - 18 .arch armv6s-m - 19 .syntax unified - 20 .code 16 - 21 .thumb_func - 22 .fpu softvfp - 24 SystemInit: - 25 .LFB40: - 26 .file 1 "Src/system_stm32f0xx.c" - 1:Src/system_stm32f0xx.c **** /** - 2:Src/system_stm32f0xx.c **** ****************************************************************************** - 3:Src/system_stm32f0xx.c **** * @file system_stm32f0xx.c - 4:Src/system_stm32f0xx.c **** * @author MCD Application Team - 5:Src/system_stm32f0xx.c **** * @brief CMSIS Cortex-M0 Device Peripheral Access Layer System Source File. - 6:Src/system_stm32f0xx.c **** * - 7:Src/system_stm32f0xx.c **** * 1. This file provides two functions and one global variable to be called from - 8:Src/system_stm32f0xx.c **** * user application: - 9:Src/system_stm32f0xx.c **** * - SystemInit(): This function is called at startup just after reset and - 10:Src/system_stm32f0xx.c **** * before branch to main program. This call is made inside - 11:Src/system_stm32f0xx.c **** * the "startup_stm32f0xx.s" file. - 12:Src/system_stm32f0xx.c **** * - 13:Src/system_stm32f0xx.c **** * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used - 14:Src/system_stm32f0xx.c **** * by the user application to setup the SysTick - 15:Src/system_stm32f0xx.c **** * timer or configure other parameters. - 16:Src/system_stm32f0xx.c **** * - 17:Src/system_stm32f0xx.c **** * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must - 18:Src/system_stm32f0xx.c **** * be called whenever the core clock is changed - 19:Src/system_stm32f0xx.c **** * during program execution. - 20:Src/system_stm32f0xx.c **** * - 21:Src/system_stm32f0xx.c **** * - 22:Src/system_stm32f0xx.c **** ****************************************************************************** - 23:Src/system_stm32f0xx.c **** * @attention - 24:Src/system_stm32f0xx.c **** * - 25:Src/system_stm32f0xx.c **** *

© Copyright (c) 2016 STMicroelectronics. - 26:Src/system_stm32f0xx.c **** * All rights reserved.

- 27:Src/system_stm32f0xx.c **** * - 28:Src/system_stm32f0xx.c **** * This software component is licensed by ST under BSD 3-Clause license, - 29:Src/system_stm32f0xx.c **** * the "License"; You may not use this file except in compliance with the - 30:Src/system_stm32f0xx.c **** * License. You may obtain a copy of the License at: - 31:Src/system_stm32f0xx.c **** * opensource.org/licenses/BSD-3-Clause - 32:Src/system_stm32f0xx.c **** * - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 2 - - - 33:Src/system_stm32f0xx.c **** ****************************************************************************** - 34:Src/system_stm32f0xx.c **** */ - 35:Src/system_stm32f0xx.c **** - 36:Src/system_stm32f0xx.c **** /** @addtogroup CMSIS - 37:Src/system_stm32f0xx.c **** * @{ - 38:Src/system_stm32f0xx.c **** */ - 39:Src/system_stm32f0xx.c **** - 40:Src/system_stm32f0xx.c **** /** @addtogroup stm32f0xx_system - 41:Src/system_stm32f0xx.c **** * @{ - 42:Src/system_stm32f0xx.c **** */ - 43:Src/system_stm32f0xx.c **** - 44:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Includes - 45:Src/system_stm32f0xx.c **** * @{ - 46:Src/system_stm32f0xx.c **** */ - 47:Src/system_stm32f0xx.c **** - 48:Src/system_stm32f0xx.c **** #include "stm32f0xx.h" - 49:Src/system_stm32f0xx.c **** - 50:Src/system_stm32f0xx.c **** /** - 51:Src/system_stm32f0xx.c **** * @} - 52:Src/system_stm32f0xx.c **** */ - 53:Src/system_stm32f0xx.c **** - 54:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_TypesDefinitions - 55:Src/system_stm32f0xx.c **** * @{ - 56:Src/system_stm32f0xx.c **** */ - 57:Src/system_stm32f0xx.c **** - 58:Src/system_stm32f0xx.c **** /** - 59:Src/system_stm32f0xx.c **** * @} - 60:Src/system_stm32f0xx.c **** */ - 61:Src/system_stm32f0xx.c **** - 62:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Defines - 63:Src/system_stm32f0xx.c **** * @{ - 64:Src/system_stm32f0xx.c **** */ - 65:Src/system_stm32f0xx.c **** #if !defined (HSE_VALUE) - 66:Src/system_stm32f0xx.c **** #define HSE_VALUE ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz. - 67:Src/system_stm32f0xx.c **** This value can be provided and adapted by the user - 68:Src/system_stm32f0xx.c **** #endif /* HSE_VALUE */ - 69:Src/system_stm32f0xx.c **** - 70:Src/system_stm32f0xx.c **** #if !defined (HSI_VALUE) - 71:Src/system_stm32f0xx.c **** #define HSI_VALUE ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz. - 72:Src/system_stm32f0xx.c **** This value can be provided and adapted by the user - 73:Src/system_stm32f0xx.c **** #endif /* HSI_VALUE */ - 74:Src/system_stm32f0xx.c **** - 75:Src/system_stm32f0xx.c **** #if !defined (HSI48_VALUE) - 76:Src/system_stm32f0xx.c **** #define HSI48_VALUE ((uint32_t)48000000) /*!< Default value of the HSI48 Internal oscillator in - 77:Src/system_stm32f0xx.c **** This value can be provided and adapted by the user - 78:Src/system_stm32f0xx.c **** #endif /* HSI48_VALUE */ - 79:Src/system_stm32f0xx.c **** /** - 80:Src/system_stm32f0xx.c **** * @} - 81:Src/system_stm32f0xx.c **** */ - 82:Src/system_stm32f0xx.c **** - 83:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Macros - 84:Src/system_stm32f0xx.c **** * @{ - 85:Src/system_stm32f0xx.c **** */ - 86:Src/system_stm32f0xx.c **** - 87:Src/system_stm32f0xx.c **** /** - 88:Src/system_stm32f0xx.c **** * @} - 89:Src/system_stm32f0xx.c **** */ - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 3 - - - 90:Src/system_stm32f0xx.c **** - 91:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Variables - 92:Src/system_stm32f0xx.c **** * @{ - 93:Src/system_stm32f0xx.c **** */ - 94:Src/system_stm32f0xx.c **** /* This variable is updated in three ways: - 95:Src/system_stm32f0xx.c **** 1) by calling CMSIS function SystemCoreClockUpdate() - 96:Src/system_stm32f0xx.c **** 2) by calling HAL API function HAL_RCC_GetHCLKFreq() - 97:Src/system_stm32f0xx.c **** 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency - 98:Src/system_stm32f0xx.c **** Note: If you use this function to configure the system clock; then there - 99:Src/system_stm32f0xx.c **** is no need to call the 2 first functions listed above, since SystemCoreClock - 100:Src/system_stm32f0xx.c **** variable is updated automatically. - 101:Src/system_stm32f0xx.c **** */ - 102:Src/system_stm32f0xx.c **** uint32_t SystemCoreClock = 8000000; - 103:Src/system_stm32f0xx.c **** - 104:Src/system_stm32f0xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}; - 105:Src/system_stm32f0xx.c **** const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4}; - 106:Src/system_stm32f0xx.c **** - 107:Src/system_stm32f0xx.c **** /** - 108:Src/system_stm32f0xx.c **** * @} - 109:Src/system_stm32f0xx.c **** */ - 110:Src/system_stm32f0xx.c **** - 111:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_FunctionPrototypes - 112:Src/system_stm32f0xx.c **** * @{ - 113:Src/system_stm32f0xx.c **** */ - 114:Src/system_stm32f0xx.c **** - 115:Src/system_stm32f0xx.c **** /** - 116:Src/system_stm32f0xx.c **** * @} - 117:Src/system_stm32f0xx.c **** */ - 118:Src/system_stm32f0xx.c **** - 119:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Functions - 120:Src/system_stm32f0xx.c **** * @{ - 121:Src/system_stm32f0xx.c **** */ - 122:Src/system_stm32f0xx.c **** - 123:Src/system_stm32f0xx.c **** /** - 124:Src/system_stm32f0xx.c **** * @brief Setup the microcontroller system - 125:Src/system_stm32f0xx.c **** * @param None - 126:Src/system_stm32f0xx.c **** * @retval None - 127:Src/system_stm32f0xx.c **** */ - 128:Src/system_stm32f0xx.c **** void SystemInit(void) - 129:Src/system_stm32f0xx.c **** { - 27 .loc 1 129 1 view -0 - 28 .cfi_startproc - 29 @ args = 0, pretend = 0, frame = 0 - 30 @ frame_needed = 0, uses_anonymous_args = 0 - 31 @ link register save eliminated. - 130:Src/system_stm32f0xx.c **** /* NOTE :SystemInit(): This function is called at startup just after reset and - 131:Src/system_stm32f0xx.c **** before branch to main program. This call is made inside - 132:Src/system_stm32f0xx.c **** the "startup_stm32f0xx.s" file. - 133:Src/system_stm32f0xx.c **** User can setups the default system clock (System clock source, PLL Multipl - 134:Src/system_stm32f0xx.c **** and Divider factors, AHB/APBx prescalers and Flash settings). - 135:Src/system_stm32f0xx.c **** */ - 136:Src/system_stm32f0xx.c **** } - 32 .loc 1 136 1 view .LVU1 - 33 @ sp needed - 34 0000 7047 bx lr - 35 .cfi_endproc - 36 .LFE40: - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 4 - - - 38 .global __aeabi_uidiv - 39 .section .text.SystemCoreClockUpdate,"ax",%progbits - 40 .align 1 - 41 .global SystemCoreClockUpdate - 42 .syntax unified - 43 .code 16 - 44 .thumb_func - 45 .fpu softvfp - 47 SystemCoreClockUpdate: - 48 .LFB41: - 137:Src/system_stm32f0xx.c **** - 138:Src/system_stm32f0xx.c **** /** - 139:Src/system_stm32f0xx.c **** * @brief Update SystemCoreClock variable according to Clock Register Values. - 140:Src/system_stm32f0xx.c **** * The SystemCoreClock variable contains the core clock (HCLK), it can - 141:Src/system_stm32f0xx.c **** * be used by the user application to setup the SysTick timer or configure - 142:Src/system_stm32f0xx.c **** * other parameters. - 143:Src/system_stm32f0xx.c **** * - 144:Src/system_stm32f0xx.c **** * @note Each time the core clock (HCLK) changes, this function must be called - 145:Src/system_stm32f0xx.c **** * to update SystemCoreClock variable value. Otherwise, any configuration - 146:Src/system_stm32f0xx.c **** * based on this variable will be incorrect. - 147:Src/system_stm32f0xx.c **** * - 148:Src/system_stm32f0xx.c **** * @note - The system frequency computed by this function is not the real - 149:Src/system_stm32f0xx.c **** * frequency in the chip. It is calculated based on the predefined - 150:Src/system_stm32f0xx.c **** * constant and the selected clock source: - 151:Src/system_stm32f0xx.c **** * - 152:Src/system_stm32f0xx.c **** * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*) - 153:Src/system_stm32f0xx.c **** * - 154:Src/system_stm32f0xx.c **** * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**) - 155:Src/system_stm32f0xx.c **** * - 156:Src/system_stm32f0xx.c **** * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) - 157:Src/system_stm32f0xx.c **** * or HSI_VALUE(*) multiplied/divided by the PLL factors. - 158:Src/system_stm32f0xx.c **** * - 159:Src/system_stm32f0xx.c **** * (*) HSI_VALUE is a constant defined in stm32f0xx_hal_conf.h file (default value - 160:Src/system_stm32f0xx.c **** * 8 MHz) but the real value may vary depending on the variations - 161:Src/system_stm32f0xx.c **** * in voltage and temperature. - 162:Src/system_stm32f0xx.c **** * - 163:Src/system_stm32f0xx.c **** * (**) HSE_VALUE is a constant defined in stm32f0xx_hal_conf.h file (its value - 164:Src/system_stm32f0xx.c **** * depends on the application requirements), user has to ensure that HSE_VALUE - 165:Src/system_stm32f0xx.c **** * is same as the real frequency of the crystal used. Otherwise, this function - 166:Src/system_stm32f0xx.c **** * may have wrong result. - 167:Src/system_stm32f0xx.c **** * - 168:Src/system_stm32f0xx.c **** * - The result of this function could be not correct when using fractional - 169:Src/system_stm32f0xx.c **** * value for HSE crystal. - 170:Src/system_stm32f0xx.c **** * - 171:Src/system_stm32f0xx.c **** * @param None - 172:Src/system_stm32f0xx.c **** * @retval None - 173:Src/system_stm32f0xx.c **** */ - 174:Src/system_stm32f0xx.c **** void SystemCoreClockUpdate (void) - 175:Src/system_stm32f0xx.c **** { - 49 .loc 1 175 1 view -0 - 50 .cfi_startproc - 51 @ args = 0, pretend = 0, frame = 0 - 52 @ frame_needed = 0, uses_anonymous_args = 0 - 53 0000 10B5 push {r4, lr} - 54 .LCFI0: - 55 .cfi_def_cfa_offset 8 - 56 .cfi_offset 4, -8 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 5 - - - 57 .cfi_offset 14, -4 - 176:Src/system_stm32f0xx.c **** uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0; - 58 .loc 1 176 3 view .LVU3 - 59 .LVL0: - 177:Src/system_stm32f0xx.c **** - 178:Src/system_stm32f0xx.c **** /* Get SYSCLK source -------------------------------------------------------*/ - 179:Src/system_stm32f0xx.c **** tmp = RCC->CFGR & RCC_CFGR_SWS; - 60 .loc 1 179 3 view .LVU4 - 61 .loc 1 179 12 is_stmt 0 view .LVU5 - 62 0002 254B ldr r3, .L12 - 63 0004 5A68 ldr r2, [r3, #4] - 64 .loc 1 179 7 view .LVU6 - 65 0006 0C23 movs r3, #12 - 66 0008 1340 ands r3, r2 - 67 .LVL1: - 180:Src/system_stm32f0xx.c **** - 181:Src/system_stm32f0xx.c **** switch (tmp) - 68 .loc 1 181 3 is_stmt 1 view .LVU7 - 69 000a 042B cmp r3, #4 - 70 000c 16D0 beq .L3 - 71 000e 082B cmp r3, #8 - 72 0010 18D0 beq .L4 - 73 0012 002B cmp r3, #0 - 74 0014 03D0 beq .L9 - 182:Src/system_stm32f0xx.c **** { - 183:Src/system_stm32f0xx.c **** case RCC_CFGR_SWS_HSI: /* HSI used as system clock */ - 184:Src/system_stm32f0xx.c **** SystemCoreClock = HSI_VALUE; - 185:Src/system_stm32f0xx.c **** break; - 186:Src/system_stm32f0xx.c **** case RCC_CFGR_SWS_HSE: /* HSE used as system clock */ - 187:Src/system_stm32f0xx.c **** SystemCoreClock = HSE_VALUE; - 188:Src/system_stm32f0xx.c **** break; - 189:Src/system_stm32f0xx.c **** case RCC_CFGR_SWS_PLL: /* PLL used as system clock */ - 190:Src/system_stm32f0xx.c **** /* Get PLL clock source and multiplication factor ----------------------*/ - 191:Src/system_stm32f0xx.c **** pllmull = RCC->CFGR & RCC_CFGR_PLLMUL; - 192:Src/system_stm32f0xx.c **** pllsource = RCC->CFGR & RCC_CFGR_PLLSRC; - 193:Src/system_stm32f0xx.c **** pllmull = ( pllmull >> 18) + 2; - 194:Src/system_stm32f0xx.c **** predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1; - 195:Src/system_stm32f0xx.c **** - 196:Src/system_stm32f0xx.c **** if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV) - 197:Src/system_stm32f0xx.c **** { - 198:Src/system_stm32f0xx.c **** /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */ - 199:Src/system_stm32f0xx.c **** SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull; - 200:Src/system_stm32f0xx.c **** } - 201:Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || - 202:Src/system_stm32f0xx.c **** else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV) - 203:Src/system_stm32f0xx.c **** { - 204:Src/system_stm32f0xx.c **** /* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */ - 205:Src/system_stm32f0xx.c **** SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull; - 206:Src/system_stm32f0xx.c **** } - 207:Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */ - 208:Src/system_stm32f0xx.c **** else - 209:Src/system_stm32f0xx.c **** { - 210:Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) \ - 211:Src/system_stm32f0xx.c **** || defined(STM32F078xx) || defined(STM32F071xB) || defined(STM32F072xB) \ - 212:Src/system_stm32f0xx.c **** || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC) - 213:Src/system_stm32f0xx.c **** /* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */ - 214:Src/system_stm32f0xx.c **** SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull; - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 6 - - - 215:Src/system_stm32f0xx.c **** #else - 216:Src/system_stm32f0xx.c **** /* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */ - 217:Src/system_stm32f0xx.c **** SystemCoreClock = (HSI_VALUE >> 1) * pllmull; - 218:Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || - 219:Src/system_stm32f0xx.c **** STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB || - 220:Src/system_stm32f0xx.c **** STM32F091xC || STM32F098xx || STM32F030xC */ - 221:Src/system_stm32f0xx.c **** } - 222:Src/system_stm32f0xx.c **** break; - 223:Src/system_stm32f0xx.c **** default: /* HSI used as system clock */ - 224:Src/system_stm32f0xx.c **** SystemCoreClock = HSI_VALUE; - 75 .loc 1 224 7 view .LVU8 - 76 .loc 1 224 23 is_stmt 0 view .LVU9 - 77 0016 214B ldr r3, .L12+4 - 78 .LVL2: - 79 .loc 1 224 23 view .LVU10 - 80 0018 214A ldr r2, .L12+8 - 81 .LVL3: - 82 .loc 1 224 23 view .LVU11 - 83 001a 1A60 str r2, [r3] - 225:Src/system_stm32f0xx.c **** break; - 84 .loc 1 225 7 is_stmt 1 view .LVU12 - 85 001c 02E0 b .L6 - 86 .LVL4: - 87 .L9: - 184:Src/system_stm32f0xx.c **** break; - 88 .loc 1 184 7 view .LVU13 - 184:Src/system_stm32f0xx.c **** break; - 89 .loc 1 184 23 is_stmt 0 view .LVU14 - 90 001e 1F4B ldr r3, .L12+4 - 91 .LVL5: - 184:Src/system_stm32f0xx.c **** break; - 92 .loc 1 184 23 view .LVU15 - 93 0020 1F4A ldr r2, .L12+8 - 94 .LVL6: - 184:Src/system_stm32f0xx.c **** break; - 95 .loc 1 184 23 view .LVU16 - 96 0022 1A60 str r2, [r3] - 185:Src/system_stm32f0xx.c **** case RCC_CFGR_SWS_HSE: /* HSE used as system clock */ - 97 .loc 1 185 7 is_stmt 1 view .LVU17 - 98 .LVL7: - 99 .L6: - 226:Src/system_stm32f0xx.c **** } - 227:Src/system_stm32f0xx.c **** /* Compute HCLK clock frequency ----------------*/ - 228:Src/system_stm32f0xx.c **** /* Get HCLK prescaler */ - 229:Src/system_stm32f0xx.c **** tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)]; - 100 .loc 1 229 3 view .LVU18 - 101 .loc 1 229 28 is_stmt 0 view .LVU19 - 102 0024 1C4B ldr r3, .L12 - 103 0026 5A68 ldr r2, [r3, #4] - 104 .loc 1 229 52 view .LVU20 - 105 0028 1209 lsrs r2, r2, #4 - 106 002a 0F23 movs r3, #15 - 107 002c 1340 ands r3, r2 - 108 .loc 1 229 22 view .LVU21 - 109 002e 1D4A ldr r2, .L12+12 - 110 0030 D35C ldrb r3, [r2, r3] - 111 .LVL8: - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 7 - - - 230:Src/system_stm32f0xx.c **** /* HCLK clock frequency */ - 231:Src/system_stm32f0xx.c **** SystemCoreClock >>= tmp; - 112 .loc 1 231 3 is_stmt 1 view .LVU22 - 113 .loc 1 231 19 is_stmt 0 view .LVU23 - 114 0032 1A4A ldr r2, .L12+4 - 115 0034 1168 ldr r1, [r2] - 116 0036 D940 lsrs r1, r1, r3 - 117 0038 1160 str r1, [r2] - 232:Src/system_stm32f0xx.c **** } - 118 .loc 1 232 1 view .LVU24 - 119 @ sp needed - 120 003a 10BD pop {r4, pc} - 121 .LVL9: - 122 .L3: - 187:Src/system_stm32f0xx.c **** break; - 123 .loc 1 187 7 is_stmt 1 view .LVU25 - 187:Src/system_stm32f0xx.c **** break; - 124 .loc 1 187 23 is_stmt 0 view .LVU26 - 125 003c 174B ldr r3, .L12+4 - 126 .LVL10: - 187:Src/system_stm32f0xx.c **** break; - 127 .loc 1 187 23 view .LVU27 - 128 003e 184A ldr r2, .L12+8 - 129 .LVL11: - 187:Src/system_stm32f0xx.c **** break; - 130 .loc 1 187 23 view .LVU28 - 131 0040 1A60 str r2, [r3] - 188:Src/system_stm32f0xx.c **** case RCC_CFGR_SWS_PLL: /* PLL used as system clock */ - 132 .loc 1 188 7 is_stmt 1 view .LVU29 - 133 0042 EFE7 b .L6 - 134 .LVL12: - 135 .L4: - 191:Src/system_stm32f0xx.c **** pllsource = RCC->CFGR & RCC_CFGR_PLLSRC; - 136 .loc 1 191 7 view .LVU30 - 191:Src/system_stm32f0xx.c **** pllsource = RCC->CFGR & RCC_CFGR_PLLSRC; - 137 .loc 1 191 20 is_stmt 0 view .LVU31 - 138 0044 1448 ldr r0, .L12 - 139 0046 4368 ldr r3, [r0, #4] - 140 .LVL13: - 192:Src/system_stm32f0xx.c **** pllmull = ( pllmull >> 18) + 2; - 141 .loc 1 192 7 is_stmt 1 view .LVU32 - 192:Src/system_stm32f0xx.c **** pllmull = ( pllmull >> 18) + 2; - 142 .loc 1 192 22 is_stmt 0 view .LVU33 - 143 0048 4268 ldr r2, [r0, #4] - 144 .LVL14: - 192:Src/system_stm32f0xx.c **** pllmull = ( pllmull >> 18) + 2; - 145 .loc 1 192 17 view .LVU34 - 146 004a C021 movs r1, #192 - 147 004c 4902 lsls r1, r1, #9 - 148 004e 0A40 ands r2, r1 - 149 .LVL15: - 193:Src/system_stm32f0xx.c **** predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1; - 150 .loc 1 193 7 is_stmt 1 view .LVU35 - 193:Src/system_stm32f0xx.c **** predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1; - 151 .loc 1 193 27 is_stmt 0 view .LVU36 - 152 0050 9B0C lsrs r3, r3, #18 - 153 .LVL16: - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 8 - - - 193:Src/system_stm32f0xx.c **** predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1; - 154 .loc 1 193 27 view .LVU37 - 155 0052 0F21 movs r1, #15 - 156 0054 0B40 ands r3, r1 - 193:Src/system_stm32f0xx.c **** predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1; - 157 .loc 1 193 15 view .LVU38 - 158 0056 9C1C adds r4, r3, #2 - 159 .LVL17: - 194:Src/system_stm32f0xx.c **** - 160 .loc 1 194 7 is_stmt 1 view .LVU39 - 194:Src/system_stm32f0xx.c **** - 161 .loc 1 194 26 is_stmt 0 view .LVU40 - 162 0058 C36A ldr r3, [r0, #44] - 194:Src/system_stm32f0xx.c **** - 163 .loc 1 194 34 view .LVU41 - 164 005a 1940 ands r1, r3 - 194:Src/system_stm32f0xx.c **** - 165 .loc 1 194 20 view .LVU42 - 166 005c 0131 adds r1, r1, #1 - 167 .LVL18: - 196:Src/system_stm32f0xx.c **** { - 168 .loc 1 196 7 is_stmt 1 view .LVU43 - 196:Src/system_stm32f0xx.c **** { - 169 .loc 1 196 10 is_stmt 0 view .LVU44 - 170 005e 8023 movs r3, #128 - 171 0060 5B02 lsls r3, r3, #9 - 172 0062 9A42 cmp r2, r3 - 173 0064 0AD0 beq .L10 - 202:Src/system_stm32f0xx.c **** { - 174 .loc 1 202 12 is_stmt 1 view .LVU45 - 202:Src/system_stm32f0xx.c **** { - 175 .loc 1 202 15 is_stmt 0 view .LVU46 - 176 0066 C023 movs r3, #192 - 177 0068 5B02 lsls r3, r3, #9 - 178 006a 9A42 cmp r2, r3 - 179 006c 0DD0 beq .L11 - 214:Src/system_stm32f0xx.c **** #else - 180 .loc 1 214 9 is_stmt 1 view .LVU47 - 214:Src/system_stm32f0xx.c **** #else - 181 .loc 1 214 37 is_stmt 0 view .LVU48 - 182 006e 0C48 ldr r0, .L12+8 - 183 0070 FFF7FEFF bl __aeabi_uidiv - 184 .LVL19: - 214:Src/system_stm32f0xx.c **** #else - 185 .loc 1 214 52 view .LVU49 - 186 0074 6043 muls r0, r4 - 214:Src/system_stm32f0xx.c **** #else - 187 .loc 1 214 25 view .LVU50 - 188 0076 094A ldr r2, .L12+4 - 189 0078 1060 str r0, [r2] - 190 007a D3E7 b .L6 - 191 .LVL20: - 192 .L10: - 199:Src/system_stm32f0xx.c **** } - 193 .loc 1 199 9 is_stmt 1 view .LVU51 - 199:Src/system_stm32f0xx.c **** } - 194 .loc 1 199 37 is_stmt 0 view .LVU52 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 9 - - - 195 007c 0848 ldr r0, .L12+8 - 196 007e FFF7FEFF bl __aeabi_uidiv - 197 .LVL21: - 199:Src/system_stm32f0xx.c **** } - 198 .loc 1 199 52 view .LVU53 - 199 0082 6043 muls r0, r4 - 199:Src/system_stm32f0xx.c **** } - 200 .loc 1 199 25 view .LVU54 - 201 0084 054A ldr r2, .L12+4 - 202 0086 1060 str r0, [r2] - 203 0088 CCE7 b .L6 - 204 .LVL22: - 205 .L11: - 205:Src/system_stm32f0xx.c **** } - 206 .loc 1 205 9 is_stmt 1 view .LVU55 - 205:Src/system_stm32f0xx.c **** } - 207 .loc 1 205 39 is_stmt 0 view .LVU56 - 208 008a 0748 ldr r0, .L12+16 - 209 008c FFF7FEFF bl __aeabi_uidiv - 210 .LVL23: - 205:Src/system_stm32f0xx.c **** } - 211 .loc 1 205 54 view .LVU57 - 212 0090 6043 muls r0, r4 - 205:Src/system_stm32f0xx.c **** } - 213 .loc 1 205 25 view .LVU58 - 214 0092 024A ldr r2, .L12+4 - 215 0094 1060 str r0, [r2] - 216 0096 C5E7 b .L6 - 217 .L13: - 218 .align 2 - 219 .L12: - 220 0098 00100240 .word 1073876992 - 221 009c 00000000 .word .LANCHOR0 - 222 00a0 00127A00 .word 8000000 - 223 00a4 00000000 .word .LANCHOR1 - 224 00a8 006CDC02 .word 48000000 - 225 .cfi_endproc - 226 .LFE41: - 228 .global APBPrescTable - 229 .global AHBPrescTable - 230 .global SystemCoreClock - 231 .section .data.SystemCoreClock,"aw" - 232 .align 2 - 233 .set .LANCHOR0,. + 0 - 236 SystemCoreClock: - 237 0000 00127A00 .word 8000000 - 238 .section .rodata.AHBPrescTable,"a" - 239 .align 2 - 240 .set .LANCHOR1,. + 0 - 243 AHBPrescTable: - 244 0000 00000000 .ascii "\000\000\000\000\000\000\000\000\001\002\003\004\006" - 244 00000000 - 244 01020304 - 244 06 - 245 000d 070809 .ascii "\007\010\011" - 246 .section .rodata.APBPrescTable,"a" - 247 .align 2 - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 10 - - - 250 APBPrescTable: - 251 0000 00000000 .ascii "\000\000\000\000\001\002\003\004" - 251 01020304 - 252 .text - 253 .Letext0: - 254 .file 2 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 255 .file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m - 256 .file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h" - 257 .file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h" - ARM GAS C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s page 11 - - -DEFINED SYMBOLS - *ABS*:00000000 system_stm32f0xx.c -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:16 .text.SystemInit:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:24 .text.SystemInit:00000000 SystemInit -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:40 .text.SystemCoreClockUpdate:00000000 $t -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:47 .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:220 .text.SystemCoreClockUpdate:00000098 $d -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:250 .rodata.APBPrescTable:00000000 APBPrescTable -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:243 .rodata.AHBPrescTable:00000000 AHBPrescTable -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:236 .data.SystemCoreClock:00000000 SystemCoreClock -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:232 .data.SystemCoreClock:00000000 $d -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:239 .rodata.AHBPrescTable:00000000 $d -C:\Users\144311\AppData\Local\Temp\cc5flEeJ.s:247 .rodata.APBPrescTable:00000000 $d - -UNDEFINED SYMBOLS -__aeabi_uidiv diff --git a/bsl/cmakeLowLayer/startup/CMakeLists.txt b/bsl/cmakeLowLayer/startup/CMakeLists.txt deleted file mode 100644 index 5e57df4..0000000 --- a/bsl/cmakeLowLayer/startup/CMakeLists.txt +++ /dev/null @@ -1,13 +0,0 @@ -project(Startup) - -set (AS_SOURCES startup_stm32f042x6.s) -set (AS_INCLUDES ${C_INCLUDES}) -set (AS_FLAGS -x assembler-with-cpp ${C_FLAGS}) -set (AS_DEFS ${C_DEFS}) - -add_library(${PROJECT_NAME} ${AS_SOURCES}) -target_compile_options(${PROJECT_NAME} PRIVATE ${AS_FLAGS}) -target_compile_definitions(${PROJECT_NAME} PRIVATE ${AS_DEFS}) - -#To create an alias to be used on the main CMAKE. -add_library(sub::startup ALIAS ${PROJECT_NAME}) diff --git a/bsl/csl/CMakeLists.txt b/bsl/csl/CMakeLists.txt new file mode 100644 index 0000000..93f5fb6 --- /dev/null +++ b/bsl/csl/CMakeLists.txt @@ -0,0 +1,3 @@ +project(Csl_Stm) + +add_subdirectory(stm32f042) diff --git a/bsl/csl/stm32f042/CMakeLists.txt b/bsl/csl/stm32f042/CMakeLists.txt index edb374a..7e58b05 100644 --- a/bsl/csl/stm32f042/CMakeLists.txt +++ b/bsl/csl/stm32f042/CMakeLists.txt @@ -1,127 +1,8 @@ -cmake_minimum_required(VERSION 3.5) -#################################################################################################### -#VARIABLES : CMAKE -#################################################################################################### -#An exhaustive list can be found : https://cmake.org/cmake/help/latest/manual/cmake-variables.7.html -#set(CMAKE_TRY_COMPILE_TARGET_TYPE STATIC_LIBRARY) # Why ? Because we are using our own Linker so this will prevent Cmake to veryfy cimpilation with his Linker option -set(CMAKE_C_COMPILER "/usr/bin/arm-none-eabi-gcc") -set(CMAKE_CXX_COMPILER "/usr/bin/arm-none-eabi-g++") -set(CMAKE_ASM_COMPILER "/usr/bin/arm-none-eabi-gcc") -#set(CMAKE_ASM_FLAGS "-x assembler-with-cpp") #This flag is now part of a library The reason that we use arm-none-eabi-gcc is that we will invoke c before the assemly Thus the flags. -set(CMAKE_OBJCOPY "/usr/bin/arm-none-eabi-objcopy") -set(CMAKE_EXE_LINKER_FLAGS "--specs=nosys.specs") +project(Csl_Stm32f0xx ASM C CXX) # do this intead sf declaring languages in the beginning it will prevent loop errors. -#################################################################################################### -#PROJECT & LIBRARIES : defined by user and important that it comes after the VARIABLES otherwise the Set varibale will not be used. -#################################################################################################### -project(refOvenTest ASM C CXX) # do this intead sf declaring languages in the beginning it will prevent loop errors. - -set(CMAKE_CXX_STANDARD 17) -set(CMAKE_SYSTEM_NAME Generic) -set(CMAKE_SYSTEM_PROCESSOR arm) -set(CMAKE_CROSSCOMPILING TRUE) -set(CMAKE_VERBOSE_MAKEFILE off)#Shoul make print everythign ?? - -#################################################################################################### -#VARIABLES : defined by user -#################################################################################################### -set(LINKER startup/STM32F042K6Tx_FLASH.ld) -set(CPU_MCU "-mcpu=cortex-m0") -set(C_FUNC c_functions) -set(CPP_FUNC cpp_functions) -set(AS_FUNC assembly_functions) -set(EXECUTABLE ${PROJECT_NAME}.out) -#################################################################################################### -#SOURCES -#################################################################################################### -set (C_INCLUDES - Inc - Drivers/STM32F0xx_HAL_Driver/Inc - Drivers/CMSIS/Device/ST/STM32F0xx/Include - Drivers/CMSIS/Include) - -# For flags please check https://manned.org/arm-none-eabi-gcc/34fd6095 -set(C_FLAGS - ${CPU_MCU} - -mthumb #Instruction set : https://stackoverflow.com/questions/10638130/what-is-the-arm-thumb-instruction-set - -Wall #Error : If you don't know this one please chek basical compiling - -fdata-sections #Optimization : Linker can perform optimizations to improve locality of reference in the instruction space. - -fdiagnostics-color=always - -ffunction-sections #Optimization : used with -fdata-sections - $<$:-O -g -gdwarf-2>) - -set(C_DEFS - -DUSE_FULL_LL_DRIVER - -DSTM32F042x6 - -DHSE_VALUE=8000000 - -DHSE_STARTUP_TIMEOUT=100 - -DLSE_STARTUP_TIMEOUT=5000 - -DLSE_VALUE=32768 - -DHSI_VALUE=8000000 - -DLSI_VALUE=40000 - -DVDD_VALUE=3300 - -DPREFETCH_ENABLE=1 - -DINSTRUCTION_CACHE_ENABLE=0 - -DDATA_CACHE_ENABLE=0) - -set (CPP_SOURCES cppSrc/transfer.cpp) -set (CPP_INCLUDES cppSrc)#${C_INCLUDES} ) -set (CPP_FLAGS ${C_FLAGS}) -set (CPP_DEFS ${C_DEFS}) - -set(LINKER_FLAGS - -mthumb - -specs=nano.specs - -lc - -lm - -lnosys - -Wl,--gc-sections) #################################################################################################### #SUBDIRECTORIES #################################################################################################### add_subdirectory(Drivers) add_subdirectory(startup) add_subdirectory(Src) - -#################################################################################################### -#EXECUTABLE -#################################################################################################### -add_executable(${EXECUTABLE} cppSrc/transfer.cpp) -target_compile_options(${EXECUTABLE} PRIVATE ${CPP_FLAGS}) -target_compile_definitions(${EXECUTABLE} PRIVATE ${CPP_DEFS}) -target_include_directories(${EXECUTABLE} PUBLIC ${CPP_INCLUDES}) - -#################################################################################################### -#LINKING EXECUTEABLE -#################################################################################################### -target_link_libraries(${EXECUTABLE} sub::startup sub::cSources)#${C_FUNC} ${CPP_FUNC}) -target_link_options(${EXECUTABLE} PRIVATE - ${CPU_MCU} - -mthumb - -specs=nano.specs - -T${CMAKE_SOURCE_DIR}/${LINKER} - -lc - -lm - -lnosys - -Wl,-Map=${PROJECT_NAME}.map,--cref - -Wl,--gc-sections) -#################################################################################################### -#CUSTOM COMMANDS -#################################################################################################### -add_custom_command(TARGET ${EXECUTABLE} - POST_BUILD - COMMAND arm-none-eabi-size ${EXECUTABLE}) - -add_custom_command(TARGET ${EXECUTABLE} - POST_BUILD - COMMAND arm-none-eabi-objcopy -O ihex ${EXECUTABLE} ${PROJECT_NAME}.hex - COMMAND arm-none-eabi-objcopy -O binary ${EXECUTABLE} ${PROJECT_NAME}.bin) -#################################################################################################### -#CUSTOM Comments from dev. -#################################################################################################### -# Link For hheader dependency : https://stackoverflow.com/questions/11216408/cmake-dependencies-headers-between-apps-libraries-in-same-project -#This is one possible trick to handle the assenbly compiling. -#We can't use arm-non-eabi-as because it can onaly hande macros. -#So this bizzare Variable makes shure that whne the asembly compiling is called the -x assembler-with-cpp flag is passed -#target_compile_options(${EXECUTABLE} PRIVATE -# $<$:-x assembler-with-cpp ${ASM_FLAGS}>) diff --git a/bsl/csl/stm32f042/Src/CMakeLists.txt b/bsl/csl/stm32f042/Src/CMakeLists.txt index d77b700..fafdcd4 100644 --- a/bsl/csl/stm32f042/Src/CMakeLists.txt +++ b/bsl/csl/stm32f042/Src/CMakeLists.txt @@ -1,8 +1,8 @@ project(CSources) set (C_INCLUDES + # ${CPP_ENTRY_HEADER} ../Inc - ../cppSrc ../Drivers/STM32F0xx_HAL_Driver/Inc ../Drivers/CMSIS/Device/ST/STM32F0xx/Include ../Drivers/CMSIS/Include) diff --git a/bsl/csl/stm32f042/Src/stm32f0xx_csl.c b/bsl/csl/stm32f042/Src/stm32f0xx_csl.c index d94fd5f..db56729 100644 --- a/bsl/csl/stm32f042/Src/stm32f0xx_csl.c +++ b/bsl/csl/stm32f042/Src/stm32f0xx_csl.c @@ -19,7 +19,6 @@ /* USER CODE END Header */ /* Includes ------------------------------------------------------------------*/ #include "stm32f0xx_csl.h" -#include "transfer.h" /* Private includes ----------------------------------------------------------*/ /* USER CODE BEGIN Includes */ @@ -93,17 +92,17 @@ int stmStart() /* USER CODE BEGIN 2 */ /* USER CODE END 2 */ - cppHook(); /* Infinite loop */ /* USER CODE BEGIN WHILE */ - while (1) - { + // while (1) + // { /* USER CODE END WHILE */ - LL_GPIO_TogglePin(LED_G_GPIO_Port,LED_G_Pin); - LL_mDelay(100); +// LL_GPIO_TogglePin(LED_G_GPIO_Port,LED_G_Pin); + // LL_mDelay(100); /* USER CODE BEGIN 3 */ - } +// } /* USER CODE END 3 */ + return 1; } /** diff --git a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeASMCompiler.cmake b/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeASMCompiler.cmake deleted file mode 100644 index a43ef28..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeASMCompiler.cmake +++ /dev/null @@ -1,17 +0,0 @@ -set(CMAKE_ASM_COMPILER "/usr/bin/arm-none-eabi-gcc") -set(CMAKE_ASM_COMPILER_ARG1 "") -set(CMAKE_AR "/usr/bin/arm-none-eabi-ar") -set(CMAKE_ASM_COMPILER_AR "/usr/bin/arm-none-eabi-gcc-ar") -set(CMAKE_RANLIB "/usr/bin/arm-none-eabi-ranlib") -set(CMAKE_ASM_COMPILER_RANLIB "/usr/bin/arm-none-eabi-gcc-ranlib") -set(CMAKE_LINKER "/usr/bin/arm-none-eabi-ld") -set(CMAKE_ASM_COMPILER_LOADED 1) -set(CMAKE_ASM_COMPILER_ID "GNU") -set(CMAKE_ASM_COMPILER_VERSION "") -set(CMAKE_ASM_COMPILER_ENV_VAR "ASM") - - -set(CMAKE_ASM_IGNORE_EXTENSIONS h;H;o;O;obj;OBJ;def;DEF;rc;RC) -set(CMAKE_ASM_LINKER_PREFERENCE 0) - - diff --git a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeCCompiler.cmake b/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeCCompiler.cmake deleted file mode 100644 index b9d6c11..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeCCompiler.cmake +++ /dev/null @@ -1,73 +0,0 @@ -set(CMAKE_C_COMPILER "/usr/bin/arm-none-eabi-gcc") -set(CMAKE_C_COMPILER_ARG1 "") -set(CMAKE_C_COMPILER_ID "GNU") -set(CMAKE_C_COMPILER_VERSION "7.3.1") -set(CMAKE_C_COMPILER_VERSION_INTERNAL "") -set(CMAKE_C_COMPILER_WRAPPER "") -set(CMAKE_C_STANDARD_COMPUTED_DEFAULT "11") -set(CMAKE_C_COMPILE_FEATURES "c_std_90;c_function_prototypes;c_std_99;c_restrict;c_variadic_macros;c_std_11;c_static_assert") -set(CMAKE_C90_COMPILE_FEATURES "c_std_90;c_function_prototypes") -set(CMAKE_C99_COMPILE_FEATURES "c_std_99;c_restrict;c_variadic_macros") -set(CMAKE_C11_COMPILE_FEATURES "c_std_11;c_static_assert") - -set(CMAKE_C_PLATFORM_ID "") -set(CMAKE_C_SIMULATE_ID "") -set(CMAKE_C_SIMULATE_VERSION "") - - - -set(CMAKE_AR "/usr/bin/arm-none-eabi-ar") -set(CMAKE_C_COMPILER_AR "/usr/bin/arm-none-eabi-gcc-ar") -set(CMAKE_RANLIB "/usr/bin/arm-none-eabi-ranlib") -set(CMAKE_C_COMPILER_RANLIB "/usr/bin/arm-none-eabi-gcc-ranlib") -set(CMAKE_LINKER "/usr/bin/arm-none-eabi-ld") -set(CMAKE_COMPILER_IS_GNUCC 1) -set(CMAKE_C_COMPILER_LOADED 1) -set(CMAKE_C_COMPILER_WORKS TRUE) -set(CMAKE_C_ABI_COMPILED TRUE) -set(CMAKE_COMPILER_IS_MINGW ) -set(CMAKE_COMPILER_IS_CYGWIN ) -if(CMAKE_COMPILER_IS_CYGWIN) - set(CYGWIN 1) - set(UNIX 1) -endif() - -set(CMAKE_C_COMPILER_ENV_VAR "CC") - -if(CMAKE_COMPILER_IS_MINGW) - set(MINGW 1) -endif() -set(CMAKE_C_COMPILER_ID_RUN 1) -set(CMAKE_C_SOURCE_FILE_EXTENSIONS c;m) -set(CMAKE_C_IGNORE_EXTENSIONS h;H;o;O;obj;OBJ;def;DEF;rc;RC) -set(CMAKE_C_LINKER_PREFERENCE 10) - -# Save compiler ABI information. -set(CMAKE_C_SIZEOF_DATA_PTR "4") -set(CMAKE_C_COMPILER_ABI "ELF") -set(CMAKE_C_LIBRARY_ARCHITECTURE "") - -if(CMAKE_C_SIZEOF_DATA_PTR) - set(CMAKE_SIZEOF_VOID_P "${CMAKE_C_SIZEOF_DATA_PTR}") -endif() - -if(CMAKE_C_COMPILER_ABI) - set(CMAKE_INTERNAL_PLATFORM_ABI "${CMAKE_C_COMPILER_ABI}") -endif() - -if(CMAKE_C_LIBRARY_ARCHITECTURE) - set(CMAKE_LIBRARY_ARCHITECTURE "") -endif() - -set(CMAKE_C_CL_SHOWINCLUDES_PREFIX "") -if(CMAKE_C_CL_SHOWINCLUDES_PREFIX) - set(CMAKE_CL_SHOWINCLUDES_PREFIX "${CMAKE_C_CL_SHOWINCLUDES_PREFIX}") -endif() - - - - - -set(CMAKE_C_IMPLICIT_LINK_LIBRARIES "gcc;c;gcc;c;nosys") -set(CMAKE_C_IMPLICIT_LINK_DIRECTORIES "/usr/lib/gcc/arm-none-eabi/7.3.1;/usr/lib/arm-none-eabi/lib") -set(CMAKE_C_IMPLICIT_LINK_FRAMEWORK_DIRECTORIES "") diff --git a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeCXXCompiler.cmake b/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeCXXCompiler.cmake deleted file mode 100644 index 161123b..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeCXXCompiler.cmake +++ /dev/null @@ -1,76 +0,0 @@ -set(CMAKE_CXX_COMPILER "/usr/bin/arm-none-eabi-g++") -set(CMAKE_CXX_COMPILER_ARG1 "") -set(CMAKE_CXX_COMPILER_ID "GNU") -set(CMAKE_CXX_COMPILER_VERSION "7.3.1") -set(CMAKE_CXX_COMPILER_VERSION_INTERNAL "") -set(CMAKE_CXX_COMPILER_WRAPPER "") -set(CMAKE_CXX_STANDARD_COMPUTED_DEFAULT "14") -set(CMAKE_CXX_COMPILE_FEATURES "cxx_std_98;cxx_template_template_parameters;cxx_std_11;cxx_alias_templates;cxx_alignas;cxx_alignof;cxx_attributes;cxx_auto_type;cxx_constexpr;cxx_decltype;cxx_decltype_incomplete_return_types;cxx_default_function_template_args;cxx_defaulted_functions;cxx_defaulted_move_initializers;cxx_delegating_constructors;cxx_deleted_functions;cxx_enum_forward_declarations;cxx_explicit_conversions;cxx_extended_friend_declarations;cxx_extern_templates;cxx_final;cxx_func_identifier;cxx_generalized_initializers;cxx_inheriting_constructors;cxx_inline_namespaces;cxx_lambdas;cxx_local_type_template_args;cxx_long_long_type;cxx_noexcept;cxx_nonstatic_member_init;cxx_nullptr;cxx_override;cxx_range_for;cxx_raw_string_literals;cxx_reference_qualified_functions;cxx_right_angle_brackets;cxx_rvalue_references;cxx_sizeof_member;cxx_static_assert;cxx_strong_enums;cxx_thread_local;cxx_trailing_return_types;cxx_unicode_literals;cxx_uniform_initialization;cxx_unrestricted_unions;cxx_user_literals;cxx_variadic_macros;cxx_variadic_templates;cxx_std_14;cxx_aggregate_default_initializers;cxx_attribute_deprecated;cxx_binary_literals;cxx_contextual_conversions;cxx_decltype_auto;cxx_digit_separators;cxx_generic_lambdas;cxx_lambda_init_captures;cxx_relaxed_constexpr;cxx_return_type_deduction;cxx_variable_templates;cxx_std_17") -set(CMAKE_CXX98_COMPILE_FEATURES "cxx_std_98;cxx_template_template_parameters") -set(CMAKE_CXX11_COMPILE_FEATURES "cxx_std_11;cxx_alias_templates;cxx_alignas;cxx_alignof;cxx_attributes;cxx_auto_type;cxx_constexpr;cxx_decltype;cxx_decltype_incomplete_return_types;cxx_default_function_template_args;cxx_defaulted_functions;cxx_defaulted_move_initializers;cxx_delegating_constructors;cxx_deleted_functions;cxx_enum_forward_declarations;cxx_explicit_conversions;cxx_extended_friend_declarations;cxx_extern_templates;cxx_final;cxx_func_identifier;cxx_generalized_initializers;cxx_inheriting_constructors;cxx_inline_namespaces;cxx_lambdas;cxx_local_type_template_args;cxx_long_long_type;cxx_noexcept;cxx_nonstatic_member_init;cxx_nullptr;cxx_override;cxx_range_for;cxx_raw_string_literals;cxx_reference_qualified_functions;cxx_right_angle_brackets;cxx_rvalue_references;cxx_sizeof_member;cxx_static_assert;cxx_strong_enums;cxx_thread_local;cxx_trailing_return_types;cxx_unicode_literals;cxx_uniform_initialization;cxx_unrestricted_unions;cxx_user_literals;cxx_variadic_macros;cxx_variadic_templates") -set(CMAKE_CXX14_COMPILE_FEATURES "cxx_std_14;cxx_aggregate_default_initializers;cxx_attribute_deprecated;cxx_binary_literals;cxx_contextual_conversions;cxx_decltype_auto;cxx_digit_separators;cxx_generic_lambdas;cxx_lambda_init_captures;cxx_relaxed_constexpr;cxx_return_type_deduction;cxx_variable_templates") -set(CMAKE_CXX17_COMPILE_FEATURES "cxx_std_17") -set(CMAKE_CXX20_COMPILE_FEATURES "") - -set(CMAKE_CXX_PLATFORM_ID "") -set(CMAKE_CXX_SIMULATE_ID "") -set(CMAKE_CXX_SIMULATE_VERSION "") - - - -set(CMAKE_AR "/usr/bin/arm-none-eabi-ar") -set(CMAKE_CXX_COMPILER_AR "/usr/bin/arm-none-eabi-gcc-ar") -set(CMAKE_RANLIB "/usr/bin/arm-none-eabi-ranlib") -set(CMAKE_CXX_COMPILER_RANLIB "/usr/bin/arm-none-eabi-gcc-ranlib") -set(CMAKE_LINKER "/usr/bin/arm-none-eabi-ld") -set(CMAKE_COMPILER_IS_GNUCXX 1) -set(CMAKE_CXX_COMPILER_LOADED 1) -set(CMAKE_CXX_COMPILER_WORKS TRUE) -set(CMAKE_CXX_ABI_COMPILED TRUE) -set(CMAKE_COMPILER_IS_MINGW ) -set(CMAKE_COMPILER_IS_CYGWIN ) -if(CMAKE_COMPILER_IS_CYGWIN) - set(CYGWIN 1) - set(UNIX 1) -endif() - -set(CMAKE_CXX_COMPILER_ENV_VAR "CXX") - -if(CMAKE_COMPILER_IS_MINGW) - set(MINGW 1) -endif() -set(CMAKE_CXX_COMPILER_ID_RUN 1) -set(CMAKE_CXX_IGNORE_EXTENSIONS inl;h;hpp;HPP;H;o;O;obj;OBJ;def;DEF;rc;RC) -set(CMAKE_CXX_SOURCE_FILE_EXTENSIONS C;M;c++;cc;cpp;cxx;mm;CPP) -set(CMAKE_CXX_LINKER_PREFERENCE 30) -set(CMAKE_CXX_LINKER_PREFERENCE_PROPAGATES 1) - -# Save compiler ABI information. -set(CMAKE_CXX_SIZEOF_DATA_PTR "4") -set(CMAKE_CXX_COMPILER_ABI "ELF") -set(CMAKE_CXX_LIBRARY_ARCHITECTURE "") - -if(CMAKE_CXX_SIZEOF_DATA_PTR) - set(CMAKE_SIZEOF_VOID_P "${CMAKE_CXX_SIZEOF_DATA_PTR}") -endif() - -if(CMAKE_CXX_COMPILER_ABI) - set(CMAKE_INTERNAL_PLATFORM_ABI "${CMAKE_CXX_COMPILER_ABI}") -endif() - -if(CMAKE_CXX_LIBRARY_ARCHITECTURE) - set(CMAKE_LIBRARY_ARCHITECTURE "") -endif() - -set(CMAKE_CXX_CL_SHOWINCLUDES_PREFIX "") -if(CMAKE_CXX_CL_SHOWINCLUDES_PREFIX) - set(CMAKE_CL_SHOWINCLUDES_PREFIX "${CMAKE_CXX_CL_SHOWINCLUDES_PREFIX}") -endif() - - - - - -set(CMAKE_CXX_IMPLICIT_LINK_LIBRARIES "stdc++;m;gcc;c;gcc;c;nosys") -set(CMAKE_CXX_IMPLICIT_LINK_DIRECTORIES "/usr/lib/gcc/arm-none-eabi/7.3.1;/usr/lib/arm-none-eabi/lib") -set(CMAKE_CXX_IMPLICIT_LINK_FRAMEWORK_DIRECTORIES "") diff --git a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_C.bin b/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_C.bin deleted file mode 100755 index 27179e0..0000000 Binary files a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_C.bin and /dev/null differ diff --git a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_CXX.bin b/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_CXX.bin deleted file mode 100755 index b864c3b..0000000 Binary files a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeDetermineCompilerABI_CXX.bin and /dev/null differ diff --git a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeSystem.cmake b/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeSystem.cmake deleted file mode 100644 index eac9998..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CMakeSystem.cmake +++ /dev/null @@ -1,15 +0,0 @@ -set(CMAKE_HOST_SYSTEM "Linux-5.8.0-0.bpo.2-amd64") -set(CMAKE_HOST_SYSTEM_NAME "Linux") -set(CMAKE_HOST_SYSTEM_VERSION "5.8.0-0.bpo.2-amd64") -set(CMAKE_HOST_SYSTEM_PROCESSOR "x86_64") - - - -set(CMAKE_SYSTEM "Linux-5.8.0-0.bpo.2-amd64") -set(CMAKE_SYSTEM_NAME "Linux") -set(CMAKE_SYSTEM_VERSION "5.8.0-0.bpo.2-amd64") -set(CMAKE_SYSTEM_PROCESSOR "x86_64") - -set(CMAKE_CROSSCOMPILING "FALSE") - -set(CMAKE_SYSTEM_LOADED 1) diff --git a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.c b/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.c deleted file mode 100644 index bfc6ebb..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CompilerIdC/CMakeCCompilerId.c +++ /dev/null @@ -1,623 +0,0 @@ -#ifdef __cplusplus -# error "A C++ compiler has been selected for C." -#endif - -#if defined(__18CXX) -# define ID_VOID_MAIN -#endif -#if defined(__CLASSIC_C__) -/* cv-qualifiers did not exist in K&R C */ -# define const -# define volatile -#endif - - -/* Version number components: V=Version, R=Revision, P=Patch - Version date components: YYYY=Year, MM=Month, DD=Day */ - -#if defined(__INTEL_COMPILER) || defined(__ICC) -# define COMPILER_ID "Intel" -# if defined(_MSC_VER) -# define SIMULATE_ID "MSVC" -# endif - /* __INTEL_COMPILER = VRP */ -# define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) -# define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) -# if defined(__INTEL_COMPILER_UPDATE) -# define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) -# else -# define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) -# endif -# if defined(__INTEL_COMPILER_BUILD_DATE) - /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ -# define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) -# endif -# if defined(_MSC_VER) - /* _MSC_VER = VVRR */ -# define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) -# define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) -# endif - -#elif defined(__PATHCC__) -# define COMPILER_ID "PathScale" -# define COMPILER_VERSION_MAJOR DEC(__PATHCC__) -# define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) -# if defined(__PATHCC_PATCHLEVEL__) -# define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) -# endif - -#elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) -# define COMPILER_ID "Embarcadero" -# define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) -# define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) -# define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) - -#elif defined(__BORLANDC__) -# define COMPILER_ID "Borland" - /* __BORLANDC__ = 0xVRR */ -# define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) -# define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) - -#elif defined(__WATCOMC__) && __WATCOMC__ < 1200 -# define COMPILER_ID "Watcom" - /* __WATCOMC__ = VVRR */ -# define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) -# define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) -# if (__WATCOMC__ % 10) > 0 -# define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) -# endif - -#elif defined(__WATCOMC__) -# define COMPILER_ID "OpenWatcom" - /* __WATCOMC__ = VVRP + 1100 */ -# define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) -# define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) -# if (__WATCOMC__ % 10) > 0 -# define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) -# endif - -#elif defined(__SUNPRO_C) -# define COMPILER_ID "SunPro" -# if __SUNPRO_C >= 0x5100 - /* __SUNPRO_C = 0xVRRP */ -# define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>12) -# define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xFF) -# define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) -# else - /* __SUNPRO_CC = 0xVRP */ -# define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>8) -# define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xF) -# define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) -# endif - -#elif defined(__HP_cc) -# define COMPILER_ID "HP" - /* __HP_cc = VVRRPP */ -# define COMPILER_VERSION_MAJOR DEC(__HP_cc/10000) -# define COMPILER_VERSION_MINOR DEC(__HP_cc/100 % 100) -# define COMPILER_VERSION_PATCH DEC(__HP_cc % 100) - -#elif defined(__DECC) -# define COMPILER_ID "Compaq" - /* __DECC_VER = VVRRTPPPP */ -# define COMPILER_VERSION_MAJOR DEC(__DECC_VER/10000000) -# define COMPILER_VERSION_MINOR DEC(__DECC_VER/100000 % 100) -# define COMPILER_VERSION_PATCH DEC(__DECC_VER % 10000) - -#elif defined(__IBMC__) && defined(__COMPILER_VER__) -# define COMPILER_ID "zOS" -# if defined(__ibmxl__) -# define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) -# define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) -# define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) -# define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) -# else - /* __IBMC__ = VRP */ -# define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) -# define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) -# define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) -# endif - - -#elif defined(__ibmxl__) || (defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ >= 800) -# define COMPILER_ID "XL" -# if defined(__ibmxl__) -# define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) -# define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) -# define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) -# define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) -# else - /* __IBMC__ = VRP */ -# define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) -# define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) -# define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) -# endif - - -#elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ < 800 -# define COMPILER_ID "VisualAge" -# if defined(__ibmxl__) -# define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) -# define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) -# define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) -# define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) -# else - /* __IBMC__ = VRP */ -# define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) -# define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) -# define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) -# endif - - -#elif defined(__PGI) -# define COMPILER_ID "PGI" -# define COMPILER_VERSION_MAJOR DEC(__PGIC__) -# define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) -# if defined(__PGIC_PATCHLEVEL__) -# define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) -# endif - -#elif defined(_CRAYC) -# define COMPILER_ID "Cray" -# define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) -# define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) - -#elif defined(__TI_COMPILER_VERSION__) -# define COMPILER_ID "TI" - /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ -# define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) -# define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) -# define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) - -#elif defined(__FUJITSU) || defined(__FCC_VERSION) || defined(__fcc_version) -# define COMPILER_ID "Fujitsu" - -#elif defined(__TINYC__) -# define COMPILER_ID "TinyCC" - -#elif defined(__BCC__) -# define COMPILER_ID "Bruce" - -#elif defined(__SCO_VERSION__) -# define COMPILER_ID "SCO" - -#elif defined(__clang__) && defined(__apple_build_version__) -# define COMPILER_ID "AppleClang" -# if defined(_MSC_VER) -# define SIMULATE_ID "MSVC" -# endif -# define COMPILER_VERSION_MAJOR DEC(__clang_major__) -# define COMPILER_VERSION_MINOR DEC(__clang_minor__) -# define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) -# if defined(_MSC_VER) - /* _MSC_VER = VVRR */ -# define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) -# define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) -# endif -# define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) - -#elif defined(__clang__) -# define COMPILER_ID "Clang" -# if defined(_MSC_VER) -# define SIMULATE_ID "MSVC" -# endif -# define COMPILER_VERSION_MAJOR DEC(__clang_major__) -# define COMPILER_VERSION_MINOR DEC(__clang_minor__) -# define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) -# if defined(_MSC_VER) - /* _MSC_VER = VVRR */ -# define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) -# define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) -# endif - -#elif defined(__GNUC__) -# define COMPILER_ID "GNU" -# define COMPILER_VERSION_MAJOR DEC(__GNUC__) -# if defined(__GNUC_MINOR__) -# define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) -# endif -# if defined(__GNUC_PATCHLEVEL__) -# define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) -# endif - -#elif defined(_MSC_VER) -# define COMPILER_ID "MSVC" - /* _MSC_VER = VVRR */ -# define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) -# define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) -# if defined(_MSC_FULL_VER) -# if _MSC_VER >= 1400 - /* _MSC_FULL_VER = VVRRPPPPP */ -# define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) -# else - /* _MSC_FULL_VER = VVRRPPPP */ -# define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) -# endif -# endif -# if defined(_MSC_BUILD) -# define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) -# endif - -#elif defined(__VISUALDSPVERSION__) || defined(__ADSPBLACKFIN__) || defined(__ADSPTS__) || defined(__ADSP21000__) -# define COMPILER_ID "ADSP" -#if defined(__VISUALDSPVERSION__) - /* __VISUALDSPVERSION__ = 0xVVRRPP00 */ -# define COMPILER_VERSION_MAJOR HEX(__VISUALDSPVERSION__>>24) -# define COMPILER_VERSION_MINOR HEX(__VISUALDSPVERSION__>>16 & 0xFF) -# define COMPILER_VERSION_PATCH HEX(__VISUALDSPVERSION__>>8 & 0xFF) -#endif - -#elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) -# define COMPILER_ID "IAR" -# if defined(__VER__) -# define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) -# define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) -# define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) -# define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) -# endif - -#elif defined(__ARMCC_VERSION) -# define COMPILER_ID "ARMCC" -#if __ARMCC_VERSION >= 1000000 - /* __ARMCC_VERSION = VRRPPPP */ - # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) - # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) - # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) -#else - /* __ARMCC_VERSION = VRPPPP */ - # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) - # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) - # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) -#endif - - -#elif defined(__SDCC_VERSION_MAJOR) || defined(SDCC) -# define COMPILER_ID "SDCC" -# if defined(__SDCC_VERSION_MAJOR) -# define COMPILER_VERSION_MAJOR DEC(__SDCC_VERSION_MAJOR) -# define COMPILER_VERSION_MINOR DEC(__SDCC_VERSION_MINOR) -# define COMPILER_VERSION_PATCH DEC(__SDCC_VERSION_PATCH) -# else - /* SDCC = VRP */ -# define COMPILER_VERSION_MAJOR DEC(SDCC/100) -# define COMPILER_VERSION_MINOR DEC(SDCC/10 % 10) -# define COMPILER_VERSION_PATCH DEC(SDCC % 10) -# endif - -#elif defined(_SGI_COMPILER_VERSION) || defined(_COMPILER_VERSION) -# define COMPILER_ID "MIPSpro" -# if defined(_SGI_COMPILER_VERSION) - /* _SGI_COMPILER_VERSION = VRP */ -# define COMPILER_VERSION_MAJOR DEC(_SGI_COMPILER_VERSION/100) -# define COMPILER_VERSION_MINOR DEC(_SGI_COMPILER_VERSION/10 % 10) -# define COMPILER_VERSION_PATCH DEC(_SGI_COMPILER_VERSION % 10) -# else - /* _COMPILER_VERSION = VRP */ -# define COMPILER_VERSION_MAJOR DEC(_COMPILER_VERSION/100) -# define COMPILER_VERSION_MINOR DEC(_COMPILER_VERSION/10 % 10) -# define COMPILER_VERSION_PATCH DEC(_COMPILER_VERSION % 10) -# endif - - -/* These compilers are either not known or too old to define an - identification macro. Try to identify the platform and guess that - it is the native compiler. */ -#elif defined(__sgi) -# define COMPILER_ID "MIPSpro" - -#elif defined(__hpux) || defined(__hpua) -# define COMPILER_ID "HP" - -#else /* unknown compiler */ -# define COMPILER_ID "" -#endif - -/* Construct the string literal in pieces to prevent the source from - getting matched. Store it in a pointer rather than an array - because some compilers will just produce instructions to fill the - array rather than assigning a pointer to a static array. */ -char const* info_compiler = "INFO" ":" "compiler[" COMPILER_ID "]"; -#ifdef SIMULATE_ID -char const* info_simulate = "INFO" ":" "simulate[" SIMULATE_ID "]"; -#endif - -#ifdef __QNXNTO__ -char const* qnxnto = "INFO" ":" "qnxnto[]"; -#endif - -#if defined(__CRAYXE) || defined(__CRAYXC) -char const *info_cray = "INFO" ":" "compiler_wrapper[CrayPrgEnv]"; -#endif - -#define STRINGIFY_HELPER(X) #X -#define STRINGIFY(X) STRINGIFY_HELPER(X) - -/* Identify known platforms by name. */ -#if defined(__linux) || defined(__linux__) || defined(linux) -# define PLATFORM_ID "Linux" - -#elif defined(__CYGWIN__) -# define PLATFORM_ID "Cygwin" - -#elif defined(__MINGW32__) -# define PLATFORM_ID "MinGW" - -#elif defined(__APPLE__) -# define PLATFORM_ID "Darwin" - -#elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) -# define PLATFORM_ID "Windows" - -#elif defined(__FreeBSD__) || defined(__FreeBSD) -# define PLATFORM_ID "FreeBSD" - -#elif defined(__NetBSD__) || defined(__NetBSD) -# define PLATFORM_ID "NetBSD" - -#elif defined(__OpenBSD__) || defined(__OPENBSD) -# define PLATFORM_ID "OpenBSD" - -#elif defined(__sun) || defined(sun) -# define PLATFORM_ID "SunOS" - -#elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) -# define PLATFORM_ID "AIX" - -#elif defined(__sgi) || defined(__sgi__) || defined(_SGI) -# define PLATFORM_ID "IRIX" - -#elif defined(__hpux) || defined(__hpux__) -# define PLATFORM_ID "HP-UX" - -#elif defined(__HAIKU__) -# define PLATFORM_ID "Haiku" - -#elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) -# define PLATFORM_ID "BeOS" - -#elif defined(__QNX__) || defined(__QNXNTO__) -# define PLATFORM_ID "QNX" - -#elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) -# define PLATFORM_ID "Tru64" - -#elif defined(__riscos) || defined(__riscos__) -# define PLATFORM_ID "RISCos" - -#elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) -# define PLATFORM_ID "SINIX" - -#elif defined(__UNIX_SV__) -# define PLATFORM_ID "UNIX_SV" - -#elif defined(__bsdos__) -# define PLATFORM_ID "BSDOS" - -#elif defined(_MPRAS) || defined(MPRAS) -# define PLATFORM_ID "MP-RAS" - -#elif defined(__osf) || defined(__osf__) -# define PLATFORM_ID "OSF1" - -#elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) -# define PLATFORM_ID "SCO_SV" - -#elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) -# define PLATFORM_ID "ULTRIX" - -#elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) -# define PLATFORM_ID "Xenix" - -#elif defined(__WATCOMC__) -# if defined(__LINUX__) -# define PLATFORM_ID "Linux" - -# elif defined(__DOS__) -# define PLATFORM_ID "DOS" - -# elif defined(__OS2__) -# define PLATFORM_ID "OS2" - -# elif defined(__WINDOWS__) -# define PLATFORM_ID "Windows3x" - -# else /* unknown platform */ -# define PLATFORM_ID -# endif - -#else /* unknown platform */ -# define PLATFORM_ID - -#endif - -/* For windows compilers MSVC and Intel we can determine - the architecture of the compiler being used. This is because - the compilers do not have flags that can change the architecture, - but rather depend on which compiler is being used -*/ -#if defined(_WIN32) && defined(_MSC_VER) -# if defined(_M_IA64) -# define ARCHITECTURE_ID "IA64" - -# elif defined(_M_X64) || defined(_M_AMD64) -# define ARCHITECTURE_ID "x64" - -# elif defined(_M_IX86) -# define ARCHITECTURE_ID "X86" - -# elif defined(_M_ARM64) -# define ARCHITECTURE_ID "ARM64" - -# elif defined(_M_ARM) -# if _M_ARM == 4 -# define ARCHITECTURE_ID "ARMV4I" -# elif _M_ARM == 5 -# define ARCHITECTURE_ID "ARMV5I" -# else -# define ARCHITECTURE_ID "ARMV" STRINGIFY(_M_ARM) -# endif - -# elif defined(_M_MIPS) -# define ARCHITECTURE_ID "MIPS" - -# elif defined(_M_SH) -# define ARCHITECTURE_ID "SHx" - -# else /* unknown architecture */ -# define ARCHITECTURE_ID "" -# endif - -#elif defined(__WATCOMC__) -# if defined(_M_I86) -# define ARCHITECTURE_ID "I86" - -# elif defined(_M_IX86) -# define ARCHITECTURE_ID "X86" - -# else /* unknown architecture */ -# define ARCHITECTURE_ID "" -# endif - -#elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) -# if defined(__ICCARM__) -# define ARCHITECTURE_ID "ARM" - -# elif defined(__ICCAVR__) -# define ARCHITECTURE_ID "AVR" - -# else /* unknown architecture */ -# define ARCHITECTURE_ID "" -# endif -#else -# define ARCHITECTURE_ID -#endif - -/* Convert integer to decimal digit literals. */ -#define DEC(n) \ - ('0' + (((n) / 10000000)%10)), \ - ('0' + (((n) / 1000000)%10)), \ - ('0' + (((n) / 100000)%10)), \ - ('0' + (((n) / 10000)%10)), \ - ('0' + (((n) / 1000)%10)), \ - ('0' + (((n) / 100)%10)), \ - ('0' + (((n) / 10)%10)), \ - ('0' + ((n) % 10)) - -/* Convert integer to hex digit literals. */ -#define HEX(n) \ - ('0' + ((n)>>28 & 0xF)), \ - ('0' + ((n)>>24 & 0xF)), \ - ('0' + ((n)>>20 & 0xF)), \ - ('0' + ((n)>>16 & 0xF)), \ - ('0' + ((n)>>12 & 0xF)), \ - ('0' + ((n)>>8 & 0xF)), \ - ('0' + ((n)>>4 & 0xF)), \ - ('0' + ((n) & 0xF)) - -/* Construct a string literal encoding the version number components. */ -#ifdef COMPILER_VERSION_MAJOR -char const info_version[] = { - 'I', 'N', 'F', 'O', ':', - 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', - COMPILER_VERSION_MAJOR, -# ifdef COMPILER_VERSION_MINOR - '.', COMPILER_VERSION_MINOR, -# ifdef COMPILER_VERSION_PATCH - '.', COMPILER_VERSION_PATCH, -# ifdef COMPILER_VERSION_TWEAK - '.', COMPILER_VERSION_TWEAK, -# endif -# endif -# endif - ']','\0'}; -#endif - -/* Construct a string literal encoding the internal version number. */ -#ifdef COMPILER_VERSION_INTERNAL -char const info_version_internal[] = { - 'I', 'N', 'F', 'O', ':', - 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', - 'i','n','t','e','r','n','a','l','[', - COMPILER_VERSION_INTERNAL,']','\0'}; -#endif - -/* Construct a string literal encoding the version number components. */ -#ifdef SIMULATE_VERSION_MAJOR -char const info_simulate_version[] = { - 'I', 'N', 'F', 'O', ':', - 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', - SIMULATE_VERSION_MAJOR, -# ifdef SIMULATE_VERSION_MINOR - '.', SIMULATE_VERSION_MINOR, -# ifdef SIMULATE_VERSION_PATCH - '.', SIMULATE_VERSION_PATCH, -# ifdef SIMULATE_VERSION_TWEAK - '.', SIMULATE_VERSION_TWEAK, -# endif -# endif -# endif - ']','\0'}; -#endif - -/* Construct the string literal in pieces to prevent the source from - getting matched. Store it in a pointer rather than an array - because some compilers will just produce instructions to fill the - array rather than assigning a pointer to a static array. */ -char const* info_platform = "INFO" ":" "platform[" PLATFORM_ID "]"; -char const* info_arch = "INFO" ":" "arch[" ARCHITECTURE_ID "]"; - - - - -#if !defined(__STDC__) -# if (defined(_MSC_VER) && !defined(__clang__)) \ - || (defined(__ibmxl__) || defined(__IBMC__)) -# define C_DIALECT "90" -# else -# define C_DIALECT -# endif -#elif __STDC_VERSION__ >= 201000L -# define C_DIALECT "11" -#elif __STDC_VERSION__ >= 199901L -# define C_DIALECT "99" -#else -# define C_DIALECT "90" -#endif -const char* info_language_dialect_default = - "INFO" ":" "dialect_default[" C_DIALECT "]"; - -/*--------------------------------------------------------------------------*/ - -#ifdef ID_VOID_MAIN -void main() {} -#else -# if defined(__CLASSIC_C__) -int main(argc, argv) int argc; char *argv[]; -# else -int main(int argc, char* argv[]) -# endif -{ - int require = 0; - require += info_compiler[argc]; - require += info_platform[argc]; - require += info_arch[argc]; -#ifdef COMPILER_VERSION_MAJOR - require += info_version[argc]; -#endif -#ifdef COMPILER_VERSION_INTERNAL - require += info_version_internal[argc]; -#endif -#ifdef SIMULATE_ID - require += info_simulate[argc]; -#endif -#ifdef SIMULATE_VERSION_MAJOR - require += info_simulate_version[argc]; -#endif -#if defined(__CRAYXE) || defined(__CRAYXC) - require += info_cray[argc]; -#endif - require += info_language_dialect_default[argc]; - (void)argv; - return require; -} -#endif diff --git a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.cpp b/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.cpp deleted file mode 100644 index b728b63..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/3.13.4/CompilerIdCXX/CMakeCXXCompilerId.cpp +++ /dev/null @@ -1,602 +0,0 @@ -/* This source file must have a .cpp extension so that all C++ compilers - recognize the extension without flags. Borland does not know .cxx for - example. */ -#ifndef __cplusplus -# error "A C compiler has been selected for C++." -#endif - - -/* Version number components: V=Version, R=Revision, P=Patch - Version date components: YYYY=Year, MM=Month, DD=Day */ - -#if defined(__COMO__) -# define COMPILER_ID "Comeau" - /* __COMO_VERSION__ = VRR */ -# define COMPILER_VERSION_MAJOR DEC(__COMO_VERSION__ / 100) -# define COMPILER_VERSION_MINOR DEC(__COMO_VERSION__ % 100) - -#elif defined(__INTEL_COMPILER) || defined(__ICC) -# define COMPILER_ID "Intel" -# if defined(_MSC_VER) -# define SIMULATE_ID "MSVC" -# endif - /* __INTEL_COMPILER = VRP */ -# define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) -# define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) -# if defined(__INTEL_COMPILER_UPDATE) -# define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) -# else -# define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) -# endif -# if defined(__INTEL_COMPILER_BUILD_DATE) - /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ -# define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) -# endif -# if defined(_MSC_VER) - /* _MSC_VER = VVRR */ -# define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) -# define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) -# endif - -#elif defined(__PATHCC__) -# define COMPILER_ID "PathScale" -# define COMPILER_VERSION_MAJOR DEC(__PATHCC__) -# define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) -# if defined(__PATHCC_PATCHLEVEL__) -# define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) -# endif - -#elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) -# define COMPILER_ID "Embarcadero" -# define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) -# define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) -# define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) - -#elif defined(__BORLANDC__) -# define COMPILER_ID "Borland" - /* __BORLANDC__ = 0xVRR */ -# define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) -# define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) - -#elif defined(__WATCOMC__) && __WATCOMC__ < 1200 -# define COMPILER_ID "Watcom" - /* __WATCOMC__ = VVRR */ -# define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) -# define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) -# if (__WATCOMC__ % 10) > 0 -# define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) -# endif - -#elif defined(__WATCOMC__) -# define COMPILER_ID "OpenWatcom" - /* __WATCOMC__ = VVRP + 1100 */ -# define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) -# define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) -# if (__WATCOMC__ % 10) > 0 -# define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) -# endif - -#elif defined(__SUNPRO_CC) -# define COMPILER_ID "SunPro" -# if __SUNPRO_CC >= 0x5100 - /* __SUNPRO_CC = 0xVRRP */ -# define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>12) -# define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xFF) -# define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) -# else - /* __SUNPRO_CC = 0xVRP */ -# define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>8) -# define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xF) -# define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) -# endif - -#elif defined(__HP_aCC) -# define COMPILER_ID "HP" - /* __HP_aCC = VVRRPP */ -# define COMPILER_VERSION_MAJOR DEC(__HP_aCC/10000) -# define COMPILER_VERSION_MINOR DEC(__HP_aCC/100 % 100) -# define COMPILER_VERSION_PATCH DEC(__HP_aCC % 100) - -#elif defined(__DECCXX) -# define COMPILER_ID "Compaq" - /* __DECCXX_VER = VVRRTPPPP */ -# define COMPILER_VERSION_MAJOR DEC(__DECCXX_VER/10000000) -# define COMPILER_VERSION_MINOR DEC(__DECCXX_VER/100000 % 100) -# define COMPILER_VERSION_PATCH DEC(__DECCXX_VER % 10000) - -#elif defined(__IBMCPP__) && defined(__COMPILER_VER__) -# define COMPILER_ID "zOS" -# if defined(__ibmxl__) -# define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) -# define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) -# define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) -# define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) -# else - /* __IBMCPP__ = VRP */ -# define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) -# define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) -# define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) -# endif - - -#elif defined(__ibmxl__) || (defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ >= 800) -# define COMPILER_ID "XL" -# if defined(__ibmxl__) -# define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) -# define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) -# define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) -# define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) -# else - /* __IBMCPP__ = VRP */ -# define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) -# define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) -# define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) -# endif - - -#elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ < 800 -# define COMPILER_ID "VisualAge" -# if defined(__ibmxl__) -# define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) -# define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) -# define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) -# define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) -# else - /* __IBMCPP__ = VRP */ -# define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) -# define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) -# define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) -# endif - - -#elif defined(__PGI) -# define COMPILER_ID "PGI" -# define COMPILER_VERSION_MAJOR DEC(__PGIC__) -# define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) -# if defined(__PGIC_PATCHLEVEL__) -# define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) -# endif - -#elif defined(_CRAYC) -# define COMPILER_ID "Cray" -# define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) -# define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) - -#elif defined(__TI_COMPILER_VERSION__) -# define COMPILER_ID "TI" - /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ -# define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) -# define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) -# define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) - -#elif defined(__FUJITSU) || defined(__FCC_VERSION) || defined(__fcc_version) -# define COMPILER_ID "Fujitsu" - -#elif defined(__SCO_VERSION__) -# define COMPILER_ID "SCO" - -#elif defined(__clang__) && defined(__apple_build_version__) -# define COMPILER_ID "AppleClang" -# if defined(_MSC_VER) -# define SIMULATE_ID "MSVC" -# endif -# define COMPILER_VERSION_MAJOR DEC(__clang_major__) -# define COMPILER_VERSION_MINOR DEC(__clang_minor__) -# define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) -# if defined(_MSC_VER) - /* _MSC_VER = VVRR */ -# define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) -# define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) -# endif -# define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) - -#elif defined(__clang__) -# define COMPILER_ID "Clang" -# if defined(_MSC_VER) -# define SIMULATE_ID "MSVC" -# endif -# define COMPILER_VERSION_MAJOR DEC(__clang_major__) -# define COMPILER_VERSION_MINOR DEC(__clang_minor__) -# define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) -# if defined(_MSC_VER) - /* _MSC_VER = VVRR */ -# define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) -# define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) -# endif - -#elif defined(__GNUC__) || defined(__GNUG__) -# define COMPILER_ID "GNU" -# if defined(__GNUC__) -# define COMPILER_VERSION_MAJOR DEC(__GNUC__) -# else -# define COMPILER_VERSION_MAJOR DEC(__GNUG__) -# endif -# if defined(__GNUC_MINOR__) -# define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) -# endif -# if defined(__GNUC_PATCHLEVEL__) -# define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) -# endif - -#elif defined(_MSC_VER) -# define COMPILER_ID "MSVC" - /* _MSC_VER = VVRR */ -# define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) -# define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) -# if defined(_MSC_FULL_VER) -# if _MSC_VER >= 1400 - /* _MSC_FULL_VER = VVRRPPPPP */ -# define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) -# else - /* _MSC_FULL_VER = VVRRPPPP */ -# define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) -# endif -# endif -# if defined(_MSC_BUILD) -# define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) -# endif - -#elif defined(__VISUALDSPVERSION__) || defined(__ADSPBLACKFIN__) || defined(__ADSPTS__) || defined(__ADSP21000__) -# define COMPILER_ID "ADSP" -#if defined(__VISUALDSPVERSION__) - /* __VISUALDSPVERSION__ = 0xVVRRPP00 */ -# define COMPILER_VERSION_MAJOR HEX(__VISUALDSPVERSION__>>24) -# define COMPILER_VERSION_MINOR HEX(__VISUALDSPVERSION__>>16 & 0xFF) -# define COMPILER_VERSION_PATCH HEX(__VISUALDSPVERSION__>>8 & 0xFF) -#endif - -#elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) -# define COMPILER_ID "IAR" -# if defined(__VER__) -# define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) -# define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) -# define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) -# define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) -# endif - -#elif defined(__ARMCC_VERSION) -# define COMPILER_ID "ARMCC" -#if __ARMCC_VERSION >= 1000000 - /* __ARMCC_VERSION = VRRPPPP */ - # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) - # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) - # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) -#else - /* __ARMCC_VERSION = VRPPPP */ - # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) - # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) - # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) -#endif - - -#elif defined(_SGI_COMPILER_VERSION) || defined(_COMPILER_VERSION) -# define COMPILER_ID "MIPSpro" -# if defined(_SGI_COMPILER_VERSION) - /* _SGI_COMPILER_VERSION = VRP */ -# define COMPILER_VERSION_MAJOR DEC(_SGI_COMPILER_VERSION/100) -# define COMPILER_VERSION_MINOR DEC(_SGI_COMPILER_VERSION/10 % 10) -# define COMPILER_VERSION_PATCH DEC(_SGI_COMPILER_VERSION % 10) -# else - /* _COMPILER_VERSION = VRP */ -# define COMPILER_VERSION_MAJOR DEC(_COMPILER_VERSION/100) -# define COMPILER_VERSION_MINOR DEC(_COMPILER_VERSION/10 % 10) -# define COMPILER_VERSION_PATCH DEC(_COMPILER_VERSION % 10) -# endif - - -/* These compilers are either not known or too old to define an - identification macro. Try to identify the platform and guess that - it is the native compiler. */ -#elif defined(__sgi) -# define COMPILER_ID "MIPSpro" - -#elif defined(__hpux) || defined(__hpua) -# define COMPILER_ID "HP" - -#else /* unknown compiler */ -# define COMPILER_ID "" -#endif - -/* Construct the string literal in pieces to prevent the source from - getting matched. Store it in a pointer rather than an array - because some compilers will just produce instructions to fill the - array rather than assigning a pointer to a static array. */ -char const* info_compiler = "INFO" ":" "compiler[" COMPILER_ID "]"; -#ifdef SIMULATE_ID -char const* info_simulate = "INFO" ":" "simulate[" SIMULATE_ID "]"; -#endif - -#ifdef __QNXNTO__ -char const* qnxnto = "INFO" ":" "qnxnto[]"; -#endif - -#if defined(__CRAYXE) || defined(__CRAYXC) -char const *info_cray = "INFO" ":" "compiler_wrapper[CrayPrgEnv]"; -#endif - -#define STRINGIFY_HELPER(X) #X -#define STRINGIFY(X) STRINGIFY_HELPER(X) - -/* Identify known platforms by name. */ -#if defined(__linux) || defined(__linux__) || defined(linux) -# define PLATFORM_ID "Linux" - -#elif defined(__CYGWIN__) -# define PLATFORM_ID "Cygwin" - -#elif defined(__MINGW32__) -# define PLATFORM_ID "MinGW" - -#elif defined(__APPLE__) -# define PLATFORM_ID "Darwin" - -#elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) -# define PLATFORM_ID "Windows" - -#elif defined(__FreeBSD__) || defined(__FreeBSD) -# define PLATFORM_ID "FreeBSD" - -#elif defined(__NetBSD__) || defined(__NetBSD) -# define PLATFORM_ID "NetBSD" - -#elif defined(__OpenBSD__) || defined(__OPENBSD) -# define PLATFORM_ID "OpenBSD" - -#elif defined(__sun) || defined(sun) -# define PLATFORM_ID "SunOS" - -#elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) -# define PLATFORM_ID "AIX" - -#elif defined(__sgi) || defined(__sgi__) || defined(_SGI) -# define PLATFORM_ID "IRIX" - -#elif defined(__hpux) || defined(__hpux__) -# define PLATFORM_ID "HP-UX" - -#elif defined(__HAIKU__) -# define PLATFORM_ID "Haiku" - -#elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) -# define PLATFORM_ID "BeOS" - -#elif defined(__QNX__) || defined(__QNXNTO__) -# define PLATFORM_ID "QNX" - -#elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) -# define PLATFORM_ID "Tru64" - -#elif defined(__riscos) || defined(__riscos__) -# define PLATFORM_ID "RISCos" - -#elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) -# define PLATFORM_ID "SINIX" - -#elif defined(__UNIX_SV__) -# define PLATFORM_ID "UNIX_SV" - -#elif defined(__bsdos__) -# define PLATFORM_ID "BSDOS" - -#elif defined(_MPRAS) || defined(MPRAS) -# define PLATFORM_ID "MP-RAS" - -#elif defined(__osf) || defined(__osf__) -# define PLATFORM_ID "OSF1" - -#elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) -# define PLATFORM_ID "SCO_SV" - -#elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) -# define PLATFORM_ID "ULTRIX" - -#elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) -# define PLATFORM_ID "Xenix" - -#elif defined(__WATCOMC__) -# if defined(__LINUX__) -# define PLATFORM_ID "Linux" - -# elif defined(__DOS__) -# define PLATFORM_ID "DOS" - -# elif defined(__OS2__) -# define PLATFORM_ID "OS2" - -# elif defined(__WINDOWS__) -# define PLATFORM_ID "Windows3x" - -# else /* unknown platform */ -# define PLATFORM_ID -# endif - -#else /* unknown platform */ -# define PLATFORM_ID - -#endif - -/* For windows compilers MSVC and Intel we can determine - the architecture of the compiler being used. This is because - the compilers do not have flags that can change the architecture, - but rather depend on which compiler is being used -*/ -#if defined(_WIN32) && defined(_MSC_VER) -# if defined(_M_IA64) -# define ARCHITECTURE_ID "IA64" - -# elif defined(_M_X64) || defined(_M_AMD64) -# define ARCHITECTURE_ID "x64" - -# elif defined(_M_IX86) -# define ARCHITECTURE_ID "X86" - -# elif defined(_M_ARM64) -# define ARCHITECTURE_ID "ARM64" - -# elif defined(_M_ARM) -# if _M_ARM == 4 -# define ARCHITECTURE_ID "ARMV4I" -# elif _M_ARM == 5 -# define ARCHITECTURE_ID "ARMV5I" -# else -# define ARCHITECTURE_ID "ARMV" STRINGIFY(_M_ARM) -# endif - -# elif defined(_M_MIPS) -# define ARCHITECTURE_ID "MIPS" - -# elif defined(_M_SH) -# define ARCHITECTURE_ID "SHx" - -# else /* unknown architecture */ -# define ARCHITECTURE_ID "" -# endif - -#elif defined(__WATCOMC__) -# if defined(_M_I86) -# define ARCHITECTURE_ID "I86" - -# elif defined(_M_IX86) -# define ARCHITECTURE_ID "X86" - -# else /* unknown architecture */ -# define ARCHITECTURE_ID "" -# endif - -#elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) -# if defined(__ICCARM__) -# define ARCHITECTURE_ID "ARM" - -# elif defined(__ICCAVR__) -# define ARCHITECTURE_ID "AVR" - -# else /* unknown architecture */ -# define ARCHITECTURE_ID "" -# endif -#else -# define ARCHITECTURE_ID -#endif - -/* Convert integer to decimal digit literals. */ -#define DEC(n) \ - ('0' + (((n) / 10000000)%10)), \ - ('0' + (((n) / 1000000)%10)), \ - ('0' + (((n) / 100000)%10)), \ - ('0' + (((n) / 10000)%10)), \ - ('0' + (((n) / 1000)%10)), \ - ('0' + (((n) / 100)%10)), \ - ('0' + (((n) / 10)%10)), \ - ('0' + ((n) % 10)) - -/* Convert integer to hex digit literals. */ -#define HEX(n) \ - ('0' + ((n)>>28 & 0xF)), \ - ('0' + ((n)>>24 & 0xF)), \ - ('0' + ((n)>>20 & 0xF)), \ - ('0' + ((n)>>16 & 0xF)), \ - ('0' + ((n)>>12 & 0xF)), \ - ('0' + ((n)>>8 & 0xF)), \ - ('0' + ((n)>>4 & 0xF)), \ - ('0' + ((n) & 0xF)) - -/* Construct a string literal encoding the version number components. */ -#ifdef COMPILER_VERSION_MAJOR -char const info_version[] = { - 'I', 'N', 'F', 'O', ':', - 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', - COMPILER_VERSION_MAJOR, -# ifdef COMPILER_VERSION_MINOR - '.', COMPILER_VERSION_MINOR, -# ifdef COMPILER_VERSION_PATCH - '.', COMPILER_VERSION_PATCH, -# ifdef COMPILER_VERSION_TWEAK - '.', COMPILER_VERSION_TWEAK, -# endif -# endif -# endif - ']','\0'}; -#endif - -/* Construct a string literal encoding the internal version number. */ -#ifdef COMPILER_VERSION_INTERNAL -char const info_version_internal[] = { - 'I', 'N', 'F', 'O', ':', - 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', - 'i','n','t','e','r','n','a','l','[', - COMPILER_VERSION_INTERNAL,']','\0'}; -#endif - -/* Construct a string literal encoding the version number components. */ -#ifdef SIMULATE_VERSION_MAJOR -char const info_simulate_version[] = { - 'I', 'N', 'F', 'O', ':', - 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', - SIMULATE_VERSION_MAJOR, -# ifdef SIMULATE_VERSION_MINOR - '.', SIMULATE_VERSION_MINOR, -# ifdef SIMULATE_VERSION_PATCH - '.', SIMULATE_VERSION_PATCH, -# ifdef SIMULATE_VERSION_TWEAK - '.', SIMULATE_VERSION_TWEAK, -# endif -# endif -# endif - ']','\0'}; -#endif - -/* Construct the string literal in pieces to prevent the source from - getting matched. Store it in a pointer rather than an array - because some compilers will just produce instructions to fill the - array rather than assigning a pointer to a static array. */ -char const* info_platform = "INFO" ":" "platform[" PLATFORM_ID "]"; -char const* info_arch = "INFO" ":" "arch[" ARCHITECTURE_ID "]"; - - - - -#if defined(_MSC_VER) && defined(_MSVC_LANG) -#define CXX_STD _MSVC_LANG -#else -#define CXX_STD __cplusplus -#endif - -const char* info_language_dialect_default = "INFO" ":" "dialect_default[" -#if CXX_STD > 201703L - "20" -#elif CXX_STD >= 201703L - "17" -#elif CXX_STD >= 201402L - "14" -#elif CXX_STD >= 201103L - "11" -#else - "98" -#endif -"]"; - -/*--------------------------------------------------------------------------*/ - -int main(int argc, char* argv[]) -{ - int require = 0; - require += info_compiler[argc]; - require += info_platform[argc]; -#ifdef COMPILER_VERSION_MAJOR - require += info_version[argc]; -#endif -#ifdef COMPILER_VERSION_INTERNAL - require += info_version_internal[argc]; -#endif -#ifdef SIMULATE_ID - require += info_simulate[argc]; -#endif -#ifdef SIMULATE_VERSION_MAJOR - require += info_simulate_version[argc]; -#endif -#if defined(__CRAYXE) || defined(__CRAYXC) - require += info_cray[argc]; -#endif - require += info_language_dialect_default[argc]; - (void)argv; - return require; -} diff --git a/bsl/csl/stm32f042/build/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/csl/stm32f042/build/CMakeFiles/CMakeDirectoryInformation.cmake deleted file mode 100644 index a57403d..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/CMakeDirectoryInformation.cmake +++ /dev/null @@ -1,16 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Relative path conversion top directories. -set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl/csl/stm32f042") -set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/csl/stm32f042/build") - -# Force unix paths in dependencies. -set(CMAKE_FORCE_UNIX_PATHS 1) - - -# The C and CXX include file regular expressions for this directory. -set(CMAKE_C_INCLUDE_REGEX_SCAN "^.*$") -set(CMAKE_C_INCLUDE_REGEX_COMPLAIN "^$") -set(CMAKE_CXX_INCLUDE_REGEX_SCAN ${CMAKE_C_INCLUDE_REGEX_SCAN}) -set(CMAKE_CXX_INCLUDE_REGEX_COMPLAIN ${CMAKE_C_INCLUDE_REGEX_COMPLAIN}) diff --git a/bsl/csl/stm32f042/build/CMakeFiles/CMakeError.log b/bsl/csl/stm32f042/build/CMakeFiles/CMakeError.log deleted file mode 100644 index 825c546..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/CMakeError.log +++ /dev/null @@ -1,24 +0,0 @@ -Compiling the C compiler identification source file "CMakeCCompilerId.c" failed. -Compiler: /usr/bin/arm-none-eabi-gcc -Build flags: -Id flags: - -The output was: -1 -/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/ld: /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/libc.a(lib_a-exit.o): in function `exit': -/tmp/building/package/build/arm-none-eabi/newlib/libc/stdlib/../../../../../newlib/libc/stdlib/exit.c:64: undefined reference to `_exit' -collect2: error: ld returned 1 exit status - - -Compiling the CXX compiler identification source file "CMakeCXXCompilerId.cpp" failed. -Compiler: /usr/bin/arm-none-eabi-g++ -Build flags: -Id flags: - -The output was: -1 -/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/bin/ld: /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/libc.a(lib_a-exit.o): in function `exit': -/tmp/building/package/build/arm-none-eabi/newlib/libc/stdlib/../../../../../newlib/libc/stdlib/exit.c:64: undefined reference to `_exit' -collect2: error: ld returned 1 exit status - - diff --git a/bsl/csl/stm32f042/build/CMakeFiles/Makefile2 b/bsl/csl/stm32f042/build/CMakeFiles/Makefile2 deleted file mode 100644 index 47bc3b0..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/Makefile2 +++ /dev/null @@ -1,280 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Default target executed when no arguments are given to make. -default_target: all - -.PHONY : default_target - -# The main recursive all target -all: - -.PHONY : all - -# The main recursive preinstall target -preinstall: - -.PHONY : preinstall - -# The main recursive clean target -clean: - -.PHONY : clean - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build - -#============================================================================= -# Target rules for target CMakeFiles/refOvenTest.out.dir - -# All Build rule for target. -CMakeFiles/refOvenTest.out.dir/all: Drivers/CMakeFiles/Drivers.dir/all -CMakeFiles/refOvenTest.out.dir/all: startup/CMakeFiles/Startup.dir/all -CMakeFiles/refOvenTest.out.dir/all: Src/CMakeFiles/CSources.dir/all - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/depend - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=13,14 "Built target refOvenTest.out" -.PHONY : CMakeFiles/refOvenTest.out.dir/all - -# Include target in all. -all: CMakeFiles/refOvenTest.out.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -CMakeFiles/refOvenTest.out.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 14 - $(MAKE) -f CMakeFiles/Makefile2 CMakeFiles/refOvenTest.out.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 0 -.PHONY : CMakeFiles/refOvenTest.out.dir/rule - -# Convenience name for target. -refOvenTest.out: CMakeFiles/refOvenTest.out.dir/rule - -.PHONY : refOvenTest.out - -# clean rule for target. -CMakeFiles/refOvenTest.out.dir/clean: - $(MAKE) -f CMakeFiles/refOvenTest.out.dir/build.make CMakeFiles/refOvenTest.out.dir/clean -.PHONY : CMakeFiles/refOvenTest.out.dir/clean - -# clean rule for target. -clean: CMakeFiles/refOvenTest.out.dir/clean - -.PHONY : clean - -#============================================================================= -# Directory level rules for directory Drivers - -# Convenience name for "all" pass in the directory. -Drivers/all: Drivers/CMakeFiles/Drivers.dir/all - -.PHONY : Drivers/all - -# Convenience name for "clean" pass in the directory. -Drivers/clean: Drivers/CMakeFiles/Drivers.dir/clean - -.PHONY : Drivers/clean - -# Convenience name for "preinstall" pass in the directory. -Drivers/preinstall: - -.PHONY : Drivers/preinstall - -#============================================================================= -# Target rules for target Drivers/CMakeFiles/Drivers.dir - -# All Build rule for target. -Drivers/CMakeFiles/Drivers.dir/all: - $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/depend - $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=5,6,7,8,9,10 "Built target Drivers" -.PHONY : Drivers/CMakeFiles/Drivers.dir/all - -# Include target in all. -all: Drivers/CMakeFiles/Drivers.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -Drivers/CMakeFiles/Drivers.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 6 - $(MAKE) -f CMakeFiles/Makefile2 Drivers/CMakeFiles/Drivers.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 0 -.PHONY : Drivers/CMakeFiles/Drivers.dir/rule - -# Convenience name for target. -Drivers: Drivers/CMakeFiles/Drivers.dir/rule - -.PHONY : Drivers - -# clean rule for target. -Drivers/CMakeFiles/Drivers.dir/clean: - $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/clean -.PHONY : Drivers/CMakeFiles/Drivers.dir/clean - -# clean rule for target. -clean: Drivers/CMakeFiles/Drivers.dir/clean - -.PHONY : clean - -#============================================================================= -# Directory level rules for directory startup - -# Convenience name for "all" pass in the directory. -startup/all: startup/CMakeFiles/Startup.dir/all - -.PHONY : startup/all - -# Convenience name for "clean" pass in the directory. -startup/clean: startup/CMakeFiles/Startup.dir/clean - -.PHONY : startup/clean - -# Convenience name for "preinstall" pass in the directory. -startup/preinstall: - -.PHONY : startup/preinstall - -#============================================================================= -# Target rules for target startup/CMakeFiles/Startup.dir - -# All Build rule for target. -startup/CMakeFiles/Startup.dir/all: - $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/depend - $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=11,12 "Built target Startup" -.PHONY : startup/CMakeFiles/Startup.dir/all - -# Include target in all. -all: startup/CMakeFiles/Startup.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -startup/CMakeFiles/Startup.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 2 - $(MAKE) -f CMakeFiles/Makefile2 startup/CMakeFiles/Startup.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 0 -.PHONY : startup/CMakeFiles/Startup.dir/rule - -# Convenience name for target. -Startup: startup/CMakeFiles/Startup.dir/rule - -.PHONY : Startup - -# clean rule for target. -startup/CMakeFiles/Startup.dir/clean: - $(MAKE) -f startup/CMakeFiles/Startup.dir/build.make startup/CMakeFiles/Startup.dir/clean -.PHONY : startup/CMakeFiles/Startup.dir/clean - -# clean rule for target. -clean: startup/CMakeFiles/Startup.dir/clean - -.PHONY : clean - -#============================================================================= -# Directory level rules for directory Src - -# Convenience name for "all" pass in the directory. -Src/all: Src/CMakeFiles/CSources.dir/all - -.PHONY : Src/all - -# Convenience name for "clean" pass in the directory. -Src/clean: Src/CMakeFiles/CSources.dir/clean - -.PHONY : Src/clean - -# Convenience name for "preinstall" pass in the directory. -Src/preinstall: - -.PHONY : Src/preinstall - -#============================================================================= -# Target rules for target Src/CMakeFiles/CSources.dir - -# All Build rule for target. -Src/CMakeFiles/CSources.dir/all: Drivers/CMakeFiles/Drivers.dir/all - $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/depend - $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/build - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=1,2,3,4 "Built target CSources" -.PHONY : Src/CMakeFiles/CSources.dir/all - -# Include target in all. -all: Src/CMakeFiles/CSources.dir/all - -.PHONY : all - -# Build rule for subdir invocation for target. -Src/CMakeFiles/CSources.dir/rule: cmake_check_build_system - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 10 - $(MAKE) -f CMakeFiles/Makefile2 Src/CMakeFiles/CSources.dir/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 0 -.PHONY : Src/CMakeFiles/CSources.dir/rule - -# Convenience name for target. -CSources: Src/CMakeFiles/CSources.dir/rule - -.PHONY : CSources - -# clean rule for target. -Src/CMakeFiles/CSources.dir/clean: - $(MAKE) -f Src/CMakeFiles/CSources.dir/build.make Src/CMakeFiles/CSources.dir/clean -.PHONY : Src/CMakeFiles/CSources.dir/clean - -# clean rule for target. -clean: Src/CMakeFiles/CSources.dir/clean - -.PHONY : clean - -#============================================================================= -# Special targets to cleanup operation of make. - -# Special rule to run CMake to check the build system integrity. -# No rule that depends on this can have commands that come from listfiles -# because they might be regenerated. -cmake_check_build_system: - $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 -.PHONY : cmake_check_build_system - diff --git a/bsl/csl/stm32f042/build/CMakeFiles/TargetDirectories.txt b/bsl/csl/stm32f042/build/CMakeFiles/TargetDirectories.txt deleted file mode 100644 index cec7794..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/TargetDirectories.txt +++ /dev/null @@ -1,12 +0,0 @@ -/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/rebuild_cache.dir -/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir -/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles/edit_cache.dir -/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/rebuild_cache.dir -/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir -/home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/edit_cache.dir -/home/key/github/KED/bsl/csl/stm32f042/build/startup/CMakeFiles/rebuild_cache.dir -/home/key/github/KED/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir -/home/key/github/KED/bsl/csl/stm32f042/build/startup/CMakeFiles/edit_cache.dir -/home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/rebuild_cache.dir -/home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir -/home/key/github/KED/bsl/csl/stm32f042/build/Src/CMakeFiles/edit_cache.dir diff --git a/bsl/csl/stm32f042/build/CMakeFiles/cmake.check_cache b/bsl/csl/stm32f042/build/CMakeFiles/cmake.check_cache deleted file mode 100644 index 3dccd73..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/cmake.check_cache +++ /dev/null @@ -1 +0,0 @@ -# This file is generated by cmake for dependency checking of the CMakeCache.txt file diff --git a/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.bin b/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.bin deleted file mode 100755 index d5089e1..0000000 Binary files a/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.bin and /dev/null differ diff --git a/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.c b/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.c deleted file mode 100644 index 83e86dd..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.c +++ /dev/null @@ -1,34 +0,0 @@ - - const char features[] = {"\n" -"C_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 304 -"1" -#else -"0" -#endif -"c_function_prototypes\n" -"C_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 304 && defined(__STDC_VERSION__) && __STDC_VERSION__ >= 199901L -"1" -#else -"0" -#endif -"c_restrict\n" -"C_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && defined(__STDC_VERSION__) && __STDC_VERSION__ >= 201000L -"1" -#else -"0" -#endif -"c_static_assert\n" -"C_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 304 && defined(__STDC_VERSION__) && __STDC_VERSION__ >= 199901L -"1" -#else -"0" -#endif -"c_variadic_macros\n" - -}; - -int main(int argc, char** argv) { (void)argv; return features[argc]; } diff --git a/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.cxx b/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.cxx deleted file mode 100644 index b93418c..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/feature_tests.cxx +++ /dev/null @@ -1,405 +0,0 @@ - - const char features[] = {"\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 500 && __cplusplus >= 201402L -"1" -#else -"0" -#endif -"cxx_aggregate_default_initializers\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 407 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_alias_templates\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 408 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_alignas\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 408 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_alignof\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 408 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_attributes\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 409 && __cplusplus > 201103L -"1" -#else -"0" -#endif -"cxx_attribute_deprecated\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_auto_type\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 409 && __cplusplus > 201103L -"1" -#else -"0" -#endif -"cxx_binary_literals\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_constexpr\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 409 && __cplusplus > 201103L -"1" -#else -"0" -#endif -"cxx_contextual_conversions\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_decltype\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 409 && __cplusplus > 201103L -"1" -#else -"0" -#endif -"cxx_decltype_auto\n" -"CXX_FEATURE:" -#if ((__GNUC__ * 10000 + __GNUC_MINOR__ * 100 + __GNUC_PATCHLEVEL__) >= 40801) && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_decltype_incomplete_return_types\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_default_function_template_args\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_defaulted_functions\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_defaulted_move_initializers\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 407 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_delegating_constructors\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_deleted_functions\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 409 && __cplusplus > 201103L -"1" -#else -"0" -#endif -"cxx_digit_separators\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_enum_forward_declarations\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 405 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_explicit_conversions\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 407 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_extended_friend_declarations\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_extern_templates\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 407 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_final\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_func_identifier\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_generalized_initializers\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 409 && __cplusplus > 201103L -"1" -#else -"0" -#endif -"cxx_generic_lambdas\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 408 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_inheriting_constructors\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_inline_namespaces\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 405 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_lambdas\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 409 && __cplusplus > 201103L -"1" -#else -"0" -#endif -"cxx_lambda_init_captures\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 405 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_local_type_template_args\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_long_long_type\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_noexcept\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 407 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_nonstatic_member_init\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_nullptr\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 407 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_override\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_range_for\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 405 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_raw_string_literals\n" -"CXX_FEATURE:" -#if ((__GNUC__ * 10000 + __GNUC_MINOR__ * 100 + __GNUC_PATCHLEVEL__) >= 40801) && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_reference_qualified_functions\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 500 && __cplusplus >= 201402L -"1" -#else -"0" -#endif -"cxx_relaxed_constexpr\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 409 && __cplusplus > 201103L -"1" -#else -"0" -#endif -"cxx_return_type_deduction\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_right_angle_brackets\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_rvalue_references\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_sizeof_member\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_static_assert\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_strong_enums\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && __cplusplus -"1" -#else -"0" -#endif -"cxx_template_template_parameters\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 408 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_thread_local\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_trailing_return_types\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_unicode_literals\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_uniform_initialization\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 406 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_unrestricted_unions\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 407 && __cplusplus >= 201103L -"1" -#else -"0" -#endif -"cxx_user_literals\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 500 && __cplusplus >= 201402L -"1" -#else -"0" -#endif -"cxx_variable_templates\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_variadic_macros\n" -"CXX_FEATURE:" -#if (__GNUC__ * 100 + __GNUC_MINOR__) >= 404 && (__cplusplus >= 201103L || (defined(__GXX_EXPERIMENTAL_CXX0X__) && __GXX_EXPERIMENTAL_CXX0X__)) -"1" -#else -"0" -#endif -"cxx_variadic_templates\n" - -}; - -int main(int argc, char** argv) { (void)argv; return features[argc]; } diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/CXX.includecache b/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/CXX.includecache deleted file mode 100644 index 7abb32d..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/CXX.includecache +++ /dev/null @@ -1,168 +0,0 @@ -#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) - -#IncludeRegexScan: ^.*$ - -#IncludeRegexComplain: ^$ - -#IncludeRegexTransform: - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -core_cm0.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h -system_stm32f0xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -stdint.h -- - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -stm32f030x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h -stm32f030x8.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h -stm32f031x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h -stm32f038xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h -stm32f042x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -stm32f048xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h -stm32f051x8.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h -stm32f058xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h -stm32f070x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h -stm32f070xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h -stm32f071xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h -stm32f072xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h -stm32f078xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h -stm32f091xc.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h -stm32f098xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h -stm32f030xc.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h -stm32f0xx_hal.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - -../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - -../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -arm_compat.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -stdint.h -- -cmsis_armcc.h -../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -cmsis_armclang.h -../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -cmsis_gcc.h -../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -cmsis_iccarm.h -- -cmsis_ccs.h -- -cmsis_csm.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - -../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -iccarm_builtin.h -../Src/../Drivers/CMSIS/Include/iccarm_builtin.h -intrinsics.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_version.h - -../Src/../Drivers/CMSIS/Include/core_cm0.h -stdint.h -- -cmsis_version.h -../Src/../Drivers/CMSIS/Include/cmsis_version.h -cmsis_compiler.h -../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Inc/stm32_assert.h - -../Src/../Inc/stm32f0xx_csl.h -stm32f0xx_ll_crs.h -../Src/../Inc/stm32f0xx_ll_crs.h -stm32f0xx_ll_rcc.h -../Src/../Inc/stm32f0xx_ll_rcc.h -stm32f0xx_ll_bus.h -../Src/../Inc/stm32f0xx_ll_bus.h -stm32f0xx_ll_system.h -../Src/../Inc/stm32f0xx_ll_system.h -stm32f0xx_ll_exti.h -../Src/../Inc/stm32f0xx_ll_exti.h -stm32f0xx_ll_cortex.h -../Src/../Inc/stm32f0xx_ll_cortex.h -stm32f0xx_ll_utils.h -../Src/../Inc/stm32f0xx_ll_utils.h -stm32f0xx_ll_pwr.h -../Src/../Inc/stm32f0xx_ll_pwr.h -stm32f0xx_ll_dma.h -../Src/../Inc/stm32f0xx_ll_dma.h -stm32f0xx_ll_gpio.h -../Src/../Inc/stm32f0xx_ll_gpio.h -stm32_assert.h -../Src/../Inc/stm32_assert.h - -/home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.cpp -transfer.h -/home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.h - -/home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.h -stm32f0xx_csl.h -/home/key/github/KED/bsl/csl/stm32f042/cppSrc/stm32f0xx_csl.h - diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/depend.internal b/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/depend.internal deleted file mode 100644 index ffeb767..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/depend.internal +++ /dev/null @@ -1,28 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h - ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Src/../Drivers/CMSIS/Include/cmsis_version.h - ../Src/../Drivers/CMSIS/Include/core_cm0.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - ../Src/../Inc/stm32_assert.h - ../Src/../Inc/stm32f0xx_csl.h - /home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.cpp - /home/key/github/KED/bsl/csl/stm32f042/cppSrc/transfer.h diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/depend.make b/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/depend.make deleted file mode 100644 index 50504d9..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/depend.make +++ /dev/null @@ -1,28 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/cmsis_version.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/CMSIS/Include/core_cm0.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Inc/stm32_assert.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../Src/../Inc/stm32f0xx_csl.h -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../cppSrc/transfer.cpp -CMakeFiles/refOvenTest.out.dir/cppSrc/transfer.cpp.o: ../cppSrc/transfer.h - diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/flags.make b/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/flags.make deleted file mode 100644 index 640bd0c..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/flags.make +++ /dev/null @@ -1,10 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# compile CXX with /usr/bin/arm-none-eabi-g++ -CXX_FLAGS = -mcpu=cortex-m0 -mthumb -Wall -fdata-sections -fdiagnostics-color=always -ffunction-sections -std=gnu++1z - -CXX_DEFINES = -DDATA_CACHE_ENABLE=0 -DHSE_STARTUP_TIMEOUT=100 -DHSE_VALUE=8000000 -DHSI_VALUE=8000000 -DINSTRUCTION_CACHE_ENABLE=0 -DLSE_STARTUP_TIMEOUT=5000 -DLSE_VALUE=32768 -DLSI_VALUE=40000 -DPREFETCH_ENABLE=1 -DSTM32F042x6 -DUSE_FULL_LL_DRIVER -DVDD_VALUE=3300 - -CXX_INCLUDES = -I/home/key/github/KED/bsl/csl/stm32f042/cppSrc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Inc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../cppSrc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/STM32F0xx_HAL_Driver/Inc -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/csl/stm32f042/Src/../Drivers/CMSIS/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/CMSIS/Device/ST/STM32F0xx/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/CMSIS/Include -I/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Inc - diff --git a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/progress.make b/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/progress.make deleted file mode 100644 index d92f75a..0000000 --- a/bsl/csl/stm32f042/build/CMakeFiles/refOvenTest.out.dir/progress.make +++ /dev/null @@ -1,3 +0,0 @@ -CMAKE_PROGRESS_1 = 13 -CMAKE_PROGRESS_2 = 14 - diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake deleted file mode 100644 index a57403d..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/CMakeDirectoryInformation.cmake +++ /dev/null @@ -1,16 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Relative path conversion top directories. -set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl/csl/stm32f042") -set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/csl/stm32f042/build") - -# Force unix paths in dependencies. -set(CMAKE_FORCE_UNIX_PATHS 1) - - -# The C and CXX include file regular expressions for this directory. -set(CMAKE_C_INCLUDE_REGEX_SCAN "^.*$") -set(CMAKE_C_INCLUDE_REGEX_COMPLAIN "^$") -set(CMAKE_CXX_INCLUDE_REGEX_SCAN ${CMAKE_C_INCLUDE_REGEX_SCAN}) -set(CMAKE_CXX_INCLUDE_REGEX_COMPLAIN ${CMAKE_C_INCLUDE_REGEX_COMPLAIN}) diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/C.includecache b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/C.includecache deleted file mode 100644 index f384f88..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/C.includecache +++ /dev/null @@ -1,158 +0,0 @@ -#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) - -#IncludeRegexScan: ^.*$ - -#IncludeRegexComplain: ^$ - -#IncludeRegexTransform: - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -core_cm0.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h -system_stm32f0xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -stdint.h -- - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -stm32f030x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h -stm32f030x8.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h -stm32f031x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h -stm32f038xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h -stm32f042x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -stm32f048xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h -stm32f051x8.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h -stm32f058xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h -stm32f070x6.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h -stm32f070xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h -stm32f071xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h -stm32f072xb.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h -stm32f078xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h -stm32f091xc.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h -stm32f098xx.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h -stm32f030xc.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h -stm32f0xx_hal.h -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h - -../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - -../Drivers/CMSIS/Include/cmsis_armcc.h - -../Drivers/CMSIS/Include/cmsis_armclang.h -arm_compat.h -- - -../Drivers/CMSIS/Include/cmsis_compiler.h -stdint.h -- -cmsis_armcc.h -../Drivers/CMSIS/Include/cmsis_armcc.h -cmsis_armclang.h -../Drivers/CMSIS/Include/cmsis_armclang.h -cmsis_gcc.h -../Drivers/CMSIS/Include/cmsis_gcc.h -cmsis_iccarm.h -- -cmsis_ccs.h -- -cmsis_csm.h -- - -../Drivers/CMSIS/Include/cmsis_gcc.h - -../Drivers/CMSIS/Include/cmsis_iccarm.h -iccarm_builtin.h -../Drivers/CMSIS/Include/iccarm_builtin.h -intrinsics.h -- - -../Drivers/CMSIS/Include/cmsis_version.h - -../Drivers/CMSIS/Include/core_cm0.h -stdint.h -- -cmsis_version.h -../Drivers/CMSIS/Include/cmsis_version.h -cmsis_compiler.h -../Drivers/CMSIS/Include/cmsis_compiler.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -stm32f0xx.h -../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c -stm32f0xx_ll_exti.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.h -stm32_assert.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h - -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c -stm32f0xx_ll_gpio.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.h -stm32f0xx_ll_bus.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_bus.h -stm32_assert.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h - -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c -stm32f0xx_ll_pwr.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.h -stm32f0xx_ll_bus.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_bus.h - -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c -stm32f0xx_ll_rcc.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.h -stm32_assert.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h - -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c -stm32f0xx_ll_rcc.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.h -stm32f0xx_ll_utils.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.h -stm32f0xx_ll_system.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_system.h -stm32_assert.h -/home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32_assert.h - diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean.cmake b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean.cmake deleted file mode 100644 index 5d27d46..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean.cmake +++ /dev/null @@ -1,14 +0,0 @@ -file(REMOVE_RECURSE - "CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o" - "CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o" - "CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o" - "CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o" - "CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o" - "libDrivers.pdb" - "libDrivers.a" -) - -# Per-language clean rules from dependency scanning. -foreach(lang C) - include(CMakeFiles/Drivers.dir/cmake_clean_${lang}.cmake OPTIONAL) -endforeach() diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean_target.cmake b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean_target.cmake deleted file mode 100644 index 25fe979..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/cmake_clean_target.cmake +++ /dev/null @@ -1,3 +0,0 @@ -file(REMOVE_RECURSE - "libDrivers.a" -) diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/depend.internal b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/depend.internal deleted file mode 100644 index beacc3e..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/depend.internal +++ /dev/null @@ -1,72 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Drivers/CMSIS/Include/cmsis_armcc.h - ../Drivers/CMSIS/Include/cmsis_armclang.h - ../Drivers/CMSIS/Include/cmsis_compiler.h - ../Drivers/CMSIS/Include/cmsis_gcc.h - ../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Drivers/CMSIS/Include/cmsis_version.h - ../Drivers/CMSIS/Include/core_cm0.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - /home/key/github/KED/bsl/csl/stm32f042/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/depend.make b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/depend.make deleted file mode 100644 index d443915..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/depend.make +++ /dev/null @@ -1,72 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c - -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_armcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_armclang.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_compiler.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_gcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_iccarm.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/cmsis_version.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/CMSIS/Include/core_cm0.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: ../Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c - diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/link.txt b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/link.txt deleted file mode 100644 index 346bff8..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/link.txt +++ /dev/null @@ -1,2 +0,0 @@ -/usr/bin/arm-none-eabi-ar qc libDrivers.a CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o -/usr/bin/arm-none-eabi-ranlib libDrivers.a diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/progress.make b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/progress.make deleted file mode 100644 index 90fe4ee..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/Drivers.dir/progress.make +++ /dev/null @@ -1,7 +0,0 @@ -CMAKE_PROGRESS_1 = 5 -CMAKE_PROGRESS_2 = 6 -CMAKE_PROGRESS_3 = 7 -CMAKE_PROGRESS_4 = 8 -CMAKE_PROGRESS_5 = 9 -CMAKE_PROGRESS_6 = 10 - diff --git a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/progress.marks b/bsl/csl/stm32f042/build/Drivers/CMakeFiles/progress.marks deleted file mode 100644 index 1e8b314..0000000 --- a/bsl/csl/stm32f042/build/Drivers/CMakeFiles/progress.marks +++ /dev/null @@ -1 +0,0 @@ -6 diff --git a/bsl/csl/stm32f042/build/Drivers/Makefile b/bsl/csl/stm32f042/build/Drivers/Makefile deleted file mode 100644 index bad33b9..0000000 --- a/bsl/csl/stm32f042/build/Drivers/Makefile +++ /dev/null @@ -1,300 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Default target executed when no arguments are given to make. -default_target: all - -.PHONY : default_target - -# Allow only one "make -f Makefile2" at a time, but pass parallelism. -.NOTPARALLEL: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build - -#============================================================================= -# Targets provided globally by CMake. - -# Special rule for the target rebuild_cache -rebuild_cache: - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..." - /usr/bin/cmake -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) -.PHONY : rebuild_cache - -# Special rule for the target rebuild_cache -rebuild_cache/fast: rebuild_cache - -.PHONY : rebuild_cache/fast - -# Special rule for the target edit_cache -edit_cache: - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..." - /usr/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available. -.PHONY : edit_cache - -# Special rule for the target edit_cache -edit_cache/fast: edit_cache - -.PHONY : edit_cache/fast - -# The main all target -all: cmake_check_build_system - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles /home/key/github/KED/bsl/csl/stm32f042/build/Drivers/CMakeFiles/progress.marks - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/all - $(CMAKE_COMMAND) -E cmake_progress_start /home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles 0 -.PHONY : all - -# The main clean target -clean: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/clean -.PHONY : clean - -# The main clean target -clean/fast: clean - -.PHONY : clean/fast - -# Prepare targets for installation. -preinstall: all - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/preinstall -.PHONY : preinstall - -# Prepare targets for installation. -preinstall/fast: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/preinstall -.PHONY : preinstall/fast - -# clear depends -depend: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1 -.PHONY : depend - -# Convenience name for target. -Drivers/CMakeFiles/Drivers.dir/rule: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f CMakeFiles/Makefile2 Drivers/CMakeFiles/Drivers.dir/rule -.PHONY : Drivers/CMakeFiles/Drivers.dir/rule - -# Convenience name for target. -Drivers: Drivers/CMakeFiles/Drivers.dir/rule - -.PHONY : Drivers - -# fast build rule for target. -Drivers/fast: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/build -.PHONY : Drivers/fast - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.o - -# target to build an object file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.o - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.i - -# target to preprocess a source file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.i - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.s - -# target to generate assembly for a file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c.s - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.o - -# target to build an object file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.o - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.i - -# target to preprocess a source file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.i - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.s - -# target to generate assembly for a file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c.s - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.o - -# target to build an object file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.o - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.i - -# target to preprocess a source file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.i - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.s - -# target to generate assembly for a file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c.s - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.o - -# target to build an object file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.o - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.i - -# target to preprocess a source file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.i - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.s - -# target to generate assembly for a file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c.s - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.o: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.o - -# target to build an object file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.o - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.i: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.i - -# target to preprocess a source file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.i - -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.s: STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s - -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.s - -# target to generate assembly for a file -STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(MAKE) -f Drivers/CMakeFiles/Drivers.dir/build.make Drivers/CMakeFiles/Drivers.dir/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s -.PHONY : STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c.s - -# Help Target -help: - @echo "The following are some of the valid targets for this Makefile:" - @echo "... all (the default if no target is provided)" - @echo "... clean" - @echo "... depend" - @echo "... rebuild_cache" - @echo "... Drivers" - @echo "... edit_cache" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.o" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.i" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.s" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.o" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.i" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.s" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.o" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.i" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.s" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.o" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.i" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.s" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.o" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.i" - @echo "... STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.s" -.PHONY : help - - - -#============================================================================= -# Special targets to cleanup operation of make. - -# Special rule to run CMake to check the build system integrity. -# No rule that depends on this can have commands that come from listfiles -# because they might be regenerated. -cmake_check_build_system: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0 -.PHONY : cmake_check_build_system - diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/csl/stm32f042/build/Src/CMakeFiles/CMakeDirectoryInformation.cmake deleted file mode 100644 index a57403d..0000000 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CMakeDirectoryInformation.cmake +++ /dev/null @@ -1,16 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Relative path conversion top directories. -set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl/csl/stm32f042") -set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/csl/stm32f042/build") - -# Force unix paths in dependencies. -set(CMAKE_FORCE_UNIX_PATHS 1) - - -# The C and CXX include file regular expressions for this directory. -set(CMAKE_C_INCLUDE_REGEX_SCAN "^.*$") -set(CMAKE_C_INCLUDE_REGEX_COMPLAIN "^$") -set(CMAKE_CXX_INCLUDE_REGEX_SCAN ${CMAKE_C_INCLUDE_REGEX_SCAN}) -set(CMAKE_CXX_INCLUDE_REGEX_COMPLAIN ${CMAKE_C_INCLUDE_REGEX_COMPLAIN}) diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/C.includecache b/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/C.includecache deleted file mode 100644 index 728a90e..0000000 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/C.includecache +++ /dev/null @@ -1,182 +0,0 @@ -#IncludeRegexLine: ^[ ]*[#%][ ]*(include|import)[ ]*[<"]([^">]+)([">]) - -#IncludeRegexScan: ^.*$ - -#IncludeRegexComplain: ^$ - -#IncludeRegexTransform: - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -core_cm0.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/core_cm0.h -system_stm32f0xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -stdint.h -- - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -stm32f030x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h -stm32f030x8.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h -stm32f031x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f031x6.h -stm32f038xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f038xx.h -stm32f042x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -stm32f048xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f048xx.h -stm32f051x8.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h -stm32f058xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f058xx.h -stm32f070x6.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h -stm32f070xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h -stm32f071xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f071xb.h -stm32f072xb.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h -stm32f078xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f078xx.h -stm32f091xc.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f091xc.h -stm32f098xx.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f098xx.h -stm32f030xc.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h -stm32f0xx_hal.h -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx_hal.h - -../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - -../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - -../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -arm_compat.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -stdint.h -- -cmsis_armcc.h -../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -cmsis_armclang.h -../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -cmsis_gcc.h -../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -cmsis_iccarm.h -- -cmsis_ccs.h -- -cmsis_csm.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - -../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -iccarm_builtin.h -../Src/../Drivers/CMSIS/Include/iccarm_builtin.h -intrinsics.h -- - -../Src/../Drivers/CMSIS/Include/cmsis_version.h - -../Src/../Drivers/CMSIS/Include/core_cm0.h -stdint.h -- -cmsis_version.h -../Src/../Drivers/CMSIS/Include/cmsis_version.h -cmsis_compiler.h -../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -stm32f0xx.h -../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx.h - -../Src/../Inc/stm32_assert.h - -../Src/../Inc/stm32f0xx_csl.h -stm32f0xx_ll_crs.h -../Src/../Inc/stm32f0xx_ll_crs.h -stm32f0xx_ll_rcc.h -../Src/../Inc/stm32f0xx_ll_rcc.h -stm32f0xx_ll_bus.h -../Src/../Inc/stm32f0xx_ll_bus.h -stm32f0xx_ll_system.h -../Src/../Inc/stm32f0xx_ll_system.h -stm32f0xx_ll_exti.h -../Src/../Inc/stm32f0xx_ll_exti.h -stm32f0xx_ll_cortex.h -../Src/../Inc/stm32f0xx_ll_cortex.h -stm32f0xx_ll_utils.h -../Src/../Inc/stm32f0xx_ll_utils.h -stm32f0xx_ll_pwr.h -../Src/../Inc/stm32f0xx_ll_pwr.h -stm32f0xx_ll_dma.h -../Src/../Inc/stm32f0xx_ll_dma.h -stm32f0xx_ll_gpio.h -../Src/../Inc/stm32f0xx_ll_gpio.h -stm32_assert.h -../Src/../Inc/stm32_assert.h - -../Src/../Inc/stm32f0xx_it.h - -../Src/../cppSrc/transfer.h -stm32f0xx_csl.h -../Src/../cppSrc/stm32f0xx_csl.h - -/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c -stm32f0xx_csl.h -/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.h -transfer.h -/home/key/github/KED/bsl/csl/stm32f042/Src/transfer.h - -/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c -stm32f0xx_csl.h -/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.h -stm32f0xx_it.h -/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.h - -/home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c -stm32f0xx.h -/home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx.h - diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/cmake_clean_target.cmake b/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/cmake_clean_target.cmake deleted file mode 100644 index 7c8467a..0000000 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/cmake_clean_target.cmake +++ /dev/null @@ -1,3 +0,0 @@ -file(REMOVE_RECURSE - "libCSources.a" -) diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/depend.internal b/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/depend.internal deleted file mode 100644 index 0762577..0000000 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/depend.internal +++ /dev/null @@ -1,65 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h - ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Src/../Drivers/CMSIS/Include/cmsis_version.h - ../Src/../Drivers/CMSIS/Include/core_cm0.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - ../Src/../Inc/stm32_assert.h - ../Src/../Inc/stm32f0xx_csl.h - ../Src/../cppSrc/transfer.h - /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_csl.c -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h - ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Src/../Drivers/CMSIS/Include/cmsis_version.h - ../Src/../Drivers/CMSIS/Include/core_cm0.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h - ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h - ../Src/../Inc/stm32_assert.h - ../Src/../Inc/stm32f0xx_csl.h - ../Src/../Inc/stm32f0xx_it.h - /home/key/github/KED/bsl/csl/stm32f042/Src/stm32f0xx_it.c -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h - ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h - ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h - ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h - ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h - ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h - ../Src/../Drivers/CMSIS/Include/cmsis_version.h - ../Src/../Drivers/CMSIS/Include/core_cm0.h - /home/key/github/KED/bsl/csl/stm32f042/Src/system_stm32f0xx.c diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/depend.make b/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/depend.make deleted file mode 100644 index a595b78..0000000 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/depend.make +++ /dev/null @@ -1,65 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_version.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/CMSIS/Include/core_cm0.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Inc/stm32_assert.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../Inc/stm32f0xx_csl.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/../cppSrc/transfer.h -Src/CMakeFiles/CSources.dir/stm32f0xx_csl.c.o: ../Src/stm32f0xx_csl.c - -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_version.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/CMSIS/Include/core_cm0.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Inc/stm32_assert.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Inc/stm32f0xx_csl.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/../Inc/stm32f0xx_it.h -Src/CMakeFiles/CSources.dir/stm32f0xx_it.c.o: ../Src/stm32f0xx_it.c - -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armcc.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_armclang.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_compiler.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_gcc.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_iccarm.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/cmsis_version.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/../Drivers/CMSIS/Include/core_cm0.h -Src/CMakeFiles/CSources.dir/system_stm32f0xx.c.o: ../Src/system_stm32f0xx.c - diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/progress.make b/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/progress.make deleted file mode 100644 index a69a57e..0000000 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/CSources.dir/progress.make +++ /dev/null @@ -1,5 +0,0 @@ -CMAKE_PROGRESS_1 = 1 -CMAKE_PROGRESS_2 = 2 -CMAKE_PROGRESS_3 = 3 -CMAKE_PROGRESS_4 = 4 - diff --git a/bsl/csl/stm32f042/build/Src/CMakeFiles/progress.marks b/bsl/csl/stm32f042/build/Src/CMakeFiles/progress.marks deleted file mode 100644 index f599e28..0000000 --- a/bsl/csl/stm32f042/build/Src/CMakeFiles/progress.marks +++ /dev/null @@ -1 +0,0 @@ -10 diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/CMakeDirectoryInformation.cmake b/bsl/csl/stm32f042/build/startup/CMakeFiles/CMakeDirectoryInformation.cmake deleted file mode 100644 index a57403d..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/CMakeDirectoryInformation.cmake +++ /dev/null @@ -1,16 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Relative path conversion top directories. -set(CMAKE_RELATIVE_PATH_TOP_SOURCE "/home/key/github/KED/bsl/csl/stm32f042") -set(CMAKE_RELATIVE_PATH_TOP_BINARY "/home/key/github/KED/bsl/csl/stm32f042/build") - -# Force unix paths in dependencies. -set(CMAKE_FORCE_UNIX_PATHS 1) - - -# The C and CXX include file regular expressions for this directory. -set(CMAKE_C_INCLUDE_REGEX_SCAN "^.*$") -set(CMAKE_C_INCLUDE_REGEX_COMPLAIN "^$") -set(CMAKE_CXX_INCLUDE_REGEX_SCAN ${CMAKE_C_INCLUDE_REGEX_SCAN}) -set(CMAKE_CXX_INCLUDE_REGEX_COMPLAIN ${CMAKE_C_INCLUDE_REGEX_COMPLAIN}) diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/build.make b/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/build.make deleted file mode 100644 index 01d2a72..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/build.make +++ /dev/null @@ -1,91 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# Delete rule output on recipe failure. -.DELETE_ON_ERROR: - - -#============================================================================= -# Special targets provided by cmake. - -# Disable implicit rules so canonical targets will work. -.SUFFIXES: - - -# Remove some rules from gmake that .SUFFIXES does not remove. -SUFFIXES = - -.SUFFIXES: .hpux_make_needs_suffix_list - - -# Suppress display of executed commands. -$(VERBOSE).SILENT: - - -# A target that is always out of date. -cmake_force: - -.PHONY : cmake_force - -#============================================================================= -# Set environment variables for the build. - -# The shell in which to execute make rules. -SHELL = /bin/sh - -# The CMake executable. -CMAKE_COMMAND = /usr/bin/cmake - -# The command to remove a file. -RM = /usr/bin/cmake -E remove -f - -# Escaping for special characters. -EQUALS = = - -# The top-level source directory on which CMake was run. -CMAKE_SOURCE_DIR = /home/key/github/KED/bsl/csl/stm32f042 - -# The top-level build directory on which CMake was run. -CMAKE_BINARY_DIR = /home/key/github/KED/bsl/csl/stm32f042/build - -# Include any dependencies generated for this target. -include startup/CMakeFiles/Startup.dir/depend.make - -# Include the progress variables for this target. -include startup/CMakeFiles/Startup.dir/progress.make - -# Include the compile flags for this target's objects. -include startup/CMakeFiles/Startup.dir/flags.make - -startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: startup/CMakeFiles/Startup.dir/flags.make -startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: ../startup/startup_stm32f042x6.s - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building ASM object startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" - cd /home/key/github/KED/bsl/csl/stm32f042/build/startup && /usr/bin/arm-none-eabi-gcc $(ASM_DEFINES) $(ASM_INCLUDES) $(ASM_FLAGS) -o CMakeFiles/Startup.dir/startup_stm32f042x6.s.o -c /home/key/github/KED/bsl/csl/stm32f042/startup/startup_stm32f042x6.s - -# Object files for target Startup -Startup_OBJECTS = \ -"CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" - -# External object files for target Startup -Startup_EXTERNAL_OBJECTS = - -startup/libStartup.a: startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o -startup/libStartup.a: startup/CMakeFiles/Startup.dir/build.make -startup/libStartup.a: startup/CMakeFiles/Startup.dir/link.txt - @$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/key/github/KED/bsl/csl/stm32f042/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Linking ASM static library libStartup.a" - cd /home/key/github/KED/bsl/csl/stm32f042/build/startup && $(CMAKE_COMMAND) -P CMakeFiles/Startup.dir/cmake_clean_target.cmake - cd /home/key/github/KED/bsl/csl/stm32f042/build/startup && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/Startup.dir/link.txt --verbose=$(VERBOSE) - -# Rule to build all files generated by this target. -startup/CMakeFiles/Startup.dir/build: startup/libStartup.a - -.PHONY : startup/CMakeFiles/Startup.dir/build - -startup/CMakeFiles/Startup.dir/clean: - cd /home/key/github/KED/bsl/csl/stm32f042/build/startup && $(CMAKE_COMMAND) -P CMakeFiles/Startup.dir/cmake_clean.cmake -.PHONY : startup/CMakeFiles/Startup.dir/clean - -startup/CMakeFiles/Startup.dir/depend: - cd /home/key/github/KED/bsl/csl/stm32f042/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/key/github/KED/bsl/csl/stm32f042 /home/key/github/KED/bsl/csl/stm32f042/startup /home/key/github/KED/bsl/csl/stm32f042/build /home/key/github/KED/bsl/csl/stm32f042/build/startup /home/key/github/KED/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/DependInfo.cmake --color=$(COLOR) -.PHONY : startup/CMakeFiles/Startup.dir/depend - diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/cmake_clean.cmake b/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/cmake_clean.cmake deleted file mode 100644 index 34180a6..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/cmake_clean.cmake +++ /dev/null @@ -1,10 +0,0 @@ -file(REMOVE_RECURSE - "CMakeFiles/Startup.dir/startup_stm32f042x6.s.o" - "libStartup.pdb" - "libStartup.a" -) - -# Per-language clean rules from dependency scanning. -foreach(lang ASM) - include(CMakeFiles/Startup.dir/cmake_clean_${lang}.cmake OPTIONAL) -endforeach() diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/cmake_clean_target.cmake b/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/cmake_clean_target.cmake deleted file mode 100644 index a43aec4..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/cmake_clean_target.cmake +++ /dev/null @@ -1,3 +0,0 @@ -file(REMOVE_RECURSE - "libStartup.a" -) diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/depend.make b/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/depend.make deleted file mode 100644 index bbd3047..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/depend.make +++ /dev/null @@ -1,5 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -startup/CMakeFiles/Startup.dir/startup_stm32f042x6.s.o: ../startup/startup_stm32f042x6.s - diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/flags.make b/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/flags.make deleted file mode 100644 index 2ac6dec..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/flags.make +++ /dev/null @@ -1,10 +0,0 @@ -# CMAKE generated file: DO NOT EDIT! -# Generated by "Unix Makefiles" Generator, CMake Version 3.13 - -# compile ASM with /usr/bin/arm-none-eabi-gcc -ASM_FLAGS = -x assembler-with-cpp -mcpu=cortex-m0 -mthumb -Wall -fdata-sections -fdiagnostics-color=always -ffunction-sections - -ASM_DEFINES = -DDATA_CACHE_ENABLE=0 -DHSE_STARTUP_TIMEOUT=100 -DHSE_VALUE=8000000 -DHSI_VALUE=8000000 -DINSTRUCTION_CACHE_ENABLE=0 -DLSE_STARTUP_TIMEOUT=5000 -DLSE_VALUE=32768 -DLSI_VALUE=40000 -DPREFETCH_ENABLE=1 -DSTM32F042x6 -DUSE_FULL_LL_DRIVER -DVDD_VALUE=3300 - -ASM_INCLUDES = - diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/link.txt b/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/link.txt deleted file mode 100644 index 6990d0a..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/link.txt +++ /dev/null @@ -1,2 +0,0 @@ -/usr/bin/arm-none-eabi-ar cr libStartup.a CMakeFiles/Startup.dir/startup_stm32f042x6.s.o -/usr/bin/arm-none-eabi-ranlib libStartup.a diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/progress.make b/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/progress.make deleted file mode 100644 index 596289c..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/Startup.dir/progress.make +++ /dev/null @@ -1,3 +0,0 @@ -CMAKE_PROGRESS_1 = 11 -CMAKE_PROGRESS_2 = 12 - diff --git a/bsl/csl/stm32f042/build/startup/CMakeFiles/progress.marks b/bsl/csl/stm32f042/build/startup/CMakeFiles/progress.marks deleted file mode 100644 index 0cfbf08..0000000 --- a/bsl/csl/stm32f042/build/startup/CMakeFiles/progress.marks +++ /dev/null @@ -1 +0,0 @@ -2 diff --git a/bsl/csl/stm32f042/cppSrc/CMakeLists.txt b/bsl/csl/stm32f042/cppSrc/CMakeLists.txt deleted file mode 100644 index 6f11806..0000000 --- a/bsl/csl/stm32f042/cppSrc/CMakeLists.txt +++ /dev/null @@ -1,15 +0,0 @@ -project(CppSources) - - -set (CPP_SOURCES transfer.cpp) -set (CPP_INCLUDES .)#${C_INCLUDES} ) -set (CPP_FLAGS ${C_FLAGS}) -set (CPP_DEFS ${C_DEFS}) - -add_library(${PROJECT_NAME} ${CPP_SOURCES}) -target_compile_options(${PROJECT_NAME} PRIVATE ${CPP_FLAGS}) -target_compile_definitions(${PROJECT_NAME} PRIVATE ${CPP_DEFS}) -target_include_directories(${PROJECT_NAME} PUBLIC ${CPP_INCLUDES}) - -#To create an alias to be used on the main CMAKE. -add_library(sub::cppSources ALIAS ${PROJECT_NAME}) diff --git a/bsl/csl/stm32f042/run.sh b/bsl/csl/stm32f042/run.sh deleted file mode 100755 index 57eb9da..0000000 --- a/bsl/csl/stm32f042/run.sh +++ /dev/null @@ -1,15 +0,0 @@ -#!/bin/bash - -FILE=build/ -if [ -d "$FILE" ];then - rm -r build - echo Cmake build dorectory exists - cmake -S . -B build/ -else - cmake -S . -B build/ -fi - -cd $FILE -make -j4 -st-flash write refOvenTest.bin 0x08000000 -cd .. diff --git a/bsl/makeLowLayer/.mxproject b/bsl/makeLowLayer/.mxproject deleted file mode 100644 index cd33e9d..0000000 --- a/bsl/makeLowLayer/.mxproject +++ /dev/null @@ -1,14 +0,0 @@ -[PreviousLibFiles] -LibFiles=Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h;Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h;Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h;Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h;Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h;Drivers/CMSIS/Device/ST/STM32F0xx/Source/Templates/system_stm32f0xx.c;Drivers/CMSIS/Include/cmsis_armcc.h;Drivers/CMSIS/Include/cmsis_armclang.h;Drivers/CMSIS/Include/cmsis_compiler.h;Drivers/CMSIS/Include/cmsis_gcc.h;Drivers/CMSIS/Include/cmsis_iccarm.h;Drivers/CMSIS/Include/cmsis_version.h;Drivers/CMSIS/Include/core_armv8mbl.h;Drivers/CMSIS/Include/core_armv8mml.h;Drivers/CMSIS/Include/core_cm0.h;Drivers/CMSIS/Include/core_cm0plus.h;Drivers/CMSIS/Include/core_cm1.h;Drivers/CMSIS/Include/core_cm23.h;Drivers/CMSIS/Include/core_cm3.h;Drivers/CMSIS/Include/core_cm33.h;Drivers/CMSIS/Include/core_cm4.h;Drivers/CMSIS/Include/core_cm7.h;Drivers/CMSIS/Include/core_sc000.h;Drivers/CMSIS/Include/core_sc300.h;Drivers/CMSIS/Include/mpu_armv7.h;Drivers/CMSIS/Include/mpu_armv8.h;Drivers/CMSIS/Include/tz_context.h; - -[PreviousUsedMakefileFiles] -SourceFiles=Src\main.c;Src\stm32f0xx_it.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c;Drivers/CMSIS/Device/ST/STM32F0xx/Source/Templates/system_stm32f0xx.c;Src/system_stm32f0xx.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c;Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c;Drivers/CMSIS/Device/ST/STM32F0xx/Source/Templates/system_stm32f0xx.c;Src/system_stm32f0xx.c;;; -HeaderPath=Drivers\STM32F0xx_HAL_Driver\Inc;Drivers\CMSIS\Device\ST\STM32F0xx\Include;Drivers\CMSIS\Include;Inc; -CDefines=USE_FULL_LL_DRIVER;HSE_VALUE:8000000;HSE_STARTUP_TIMEOUT:100;LSE_STARTUP_TIMEOUT:5000;LSE_VALUE:32768;HSI_VALUE:8000000;LSI_VALUE:40000;VDD_VALUE:3300;PREFETCH_ENABLE:1;INSTRUCTION_CACHE_ENABLE:0;DATA_CACHE_ENABLE:0;STM32F042x6;USE_FULL_LL_DRIVER;HSE_VALUE:8000000;HSE_STARTUP_TIMEOUT:100;LSE_STARTUP_TIMEOUT:5000;LSE_VALUE:32768;HSI_VALUE:8000000;LSI_VALUE:40000;VDD_VALUE:3300;PREFETCH_ENABLE:1;INSTRUCTION_CACHE_ENABLE:0;DATA_CACHE_ENABLE:0; - -[PreviousGenFiles] -HeaderPath=C:/keyterm/stm/stm32f042/cmakeLowLayer/Inc -HeaderFiles=stm32f0xx_it.h;stm32_assert.h;main.h; -SourcePath=C:/keyterm/stm/stm32f042/cmakeLowLayer/Src -SourceFiles=stm32f0xx_it.c;main.c; - diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h b/bsl/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h deleted file mode 100644 index 23e125c..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h +++ /dev/null @@ -1,10677 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f042x6.h - * @author MCD Application Team - * @brief CMSIS Cortex-M0 Device Peripheral Access Layer Header File. - * This file contains all the peripheral register's definitions, bits - * definitions and memory mapping for STM32F0xx devices. - * - * This file contains: - * - Data structures and the address mapping for all peripherals - * - Peripheral's registers declarations and bits definition - * - Macros to access peripherals registers hardware - * - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/** @addtogroup CMSIS - * @{ - */ - -/** @addtogroup stm32f042x6 - * @{ - */ - -#ifndef __STM32F042x6_H -#define __STM32F042x6_H - -#ifdef __cplusplus - extern "C" { -#endif /* __cplusplus */ - -/** @addtogroup Configuration_section_for_CMSIS - * @{ - */ -/** - * @brief Configuration of the Cortex-M0 Processor and Core Peripherals - */ -#define __CM0_REV 0 /*!< Core Revision r0p0 */ -#define __MPU_PRESENT 0 /*!< STM32F0xx do not provide MPU */ -#define __NVIC_PRIO_BITS 2 /*!< STM32F0xx uses 2 Bits for the Priority Levels */ -#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ - -/** - * @} - */ - -/** @addtogroup Peripheral_interrupt_number_definition - * @{ - */ - -/** - * @brief STM32F0xx Interrupt Number Definition, according to the selected device - * in @ref Library_configuration_section - */ - -/*!< Interrupt Number Definition */ -typedef enum -{ -/****** Cortex-M0 Processor Exceptions Numbers **************************************************************/ - NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ - HardFault_IRQn = -13, /*!< 3 Cortex-M0 Hard Fault Interrupt */ - SVC_IRQn = -5, /*!< 11 Cortex-M0 SV Call Interrupt */ - PendSV_IRQn = -2, /*!< 14 Cortex-M0 Pend SV Interrupt */ - SysTick_IRQn = -1, /*!< 15 Cortex-M0 System Tick Interrupt */ - -/****** STM32F0 specific Interrupt Numbers ******************************************************************/ - WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ - PVD_VDDIO2_IRQn = 1, /*!< PVD & VDDIO2 Interrupt through EXTI Lines 16 and 31 */ - RTC_IRQn = 2, /*!< RTC Interrupt through EXTI Lines 17, 19 and 20 */ - FLASH_IRQn = 3, /*!< FLASH global Interrupt */ - RCC_CRS_IRQn = 4, /*!< RCC & CRS global Interrupt */ - EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupt */ - EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupt */ - EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupt */ - TSC_IRQn = 8, /*!< Touch Sensing Controller Interrupts */ - DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ - DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupt */ - DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4 and Channel 5 Interrupt */ - ADC1_IRQn = 12, /*!< ADC1 Interrupt */ - TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupt */ - TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ - TIM2_IRQn = 15, /*!< TIM2 global Interrupt */ - TIM3_IRQn = 16, /*!< TIM3 global Interrupt */ - TIM14_IRQn = 19, /*!< TIM14 global Interrupt */ - TIM16_IRQn = 21, /*!< TIM16 global Interrupt */ - TIM17_IRQn = 22, /*!< TIM17 global Interrupt */ - I2C1_IRQn = 23, /*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup) */ - SPI1_IRQn = 25, /*!< SPI1 global Interrupt */ - SPI2_IRQn = 26, /*!< SPI2 global Interrupt */ - USART1_IRQn = 27, /*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup) */ - USART2_IRQn = 28, /*!< USART2 global Interrupt */ - CEC_CAN_IRQn = 30, /*!< CEC and CAN global Interrupts & EXTI Line27 Interrupt */ - USB_IRQn = 31 /*!< USB global Interrupt & EXTI Line18 Interrupt */ -} IRQn_Type; - -/** - * @} - */ - -#include "core_cm0.h" /* Cortex-M0 processor and core peripherals */ -#include "system_stm32f0xx.h" /* STM32F0xx System Header */ -#include - -/** @addtogroup Peripheral_registers_structures - * @{ - */ - -/** - * @brief Analog to Digital Converter - */ - -typedef struct -{ - __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ - __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ - __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ - __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ - __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ - __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ - uint32_t RESERVED1; /*!< Reserved, 0x18 */ - uint32_t RESERVED2; /*!< Reserved, 0x1C */ - __IO uint32_t TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ - uint32_t RESERVED3; /*!< Reserved, 0x24 */ - __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ - uint32_t RESERVED4[5]; /*!< Reserved, 0x2C */ - __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ -} ADC_TypeDef; - -typedef struct -{ - __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ -} ADC_Common_TypeDef; - -/** - * @brief Controller Area Network TxMailBox - */ -typedef struct -{ - __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */ - __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */ - __IO uint32_t TDLR; /*!< CAN mailbox data low register */ - __IO uint32_t TDHR; /*!< CAN mailbox data high register */ -}CAN_TxMailBox_TypeDef; - -/** - * @brief Controller Area Network FIFOMailBox - */ -typedef struct -{ - __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */ - __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */ - __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */ - __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */ -}CAN_FIFOMailBox_TypeDef; - -/** - * @brief Controller Area Network FilterRegister - */ -typedef struct -{ - __IO uint32_t FR1; /*!< CAN Filter bank register 1 */ - __IO uint32_t FR2; /*!< CAN Filter bank register 1 */ -}CAN_FilterRegister_TypeDef; - -/** - * @brief Controller Area Network - */ -typedef struct -{ - __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */ - __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */ - __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */ - __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */ - __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */ - __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */ - __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */ - __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */ - uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */ - CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */ - CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */ - uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */ - __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */ - __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */ - uint32_t RESERVED2; /*!< Reserved, 0x208 */ - __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */ - uint32_t RESERVED3; /*!< Reserved, 0x210 */ - __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */ - uint32_t RESERVED4; /*!< Reserved, 0x218 */ - __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */ - uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */ - CAN_FilterRegister_TypeDef sFilterRegister[14]; /*!< CAN Filter Register, Address offset: 0x240-0x2AC */ -}CAN_TypeDef; - -/** - * @brief HDMI-CEC - */ - -typedef struct -{ - __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */ - __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */ - __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */ - __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */ - __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */ - __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */ -}CEC_TypeDef; - -/** - * @brief CRC calculation unit - */ - -typedef struct -{ - __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ - __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ - uint8_t RESERVED0; /*!< Reserved, 0x05 */ - uint16_t RESERVED1; /*!< Reserved, 0x06 */ - __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ - uint32_t RESERVED2; /*!< Reserved, 0x0C */ - __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ - __IO uint32_t RESERVED3; /*!< Reserved, 0x14 */ -} CRC_TypeDef; - -/** - * @brief Clock Recovery System - */ -typedef struct -{ -__IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */ -__IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ -__IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ -__IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ -}CRS_TypeDef; - -/** - * @brief Debug MCU - */ - -typedef struct -{ - __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ - __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ - __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ - __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ -}DBGMCU_TypeDef; - -/** - * @brief DMA Controller - */ - -typedef struct -{ - __IO uint32_t CCR; /*!< DMA channel x configuration register */ - __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ - __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ - __IO uint32_t CMAR; /*!< DMA channel x memory address register */ -} DMA_Channel_TypeDef; - -typedef struct -{ - __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ - __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ -} DMA_TypeDef; - -/** - * @brief External Interrupt/Event Controller - */ - -typedef struct -{ - __IO uint32_t IMR; /*!
© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.
- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/** @addtogroup CMSIS - * @{ - */ - -/** @addtogroup stm32f0xx - * @{ - */ - -#ifndef __STM32F0xx_H -#define __STM32F0xx_H - -#ifdef __cplusplus - extern "C" { -#endif /* __cplusplus */ - -/** @addtogroup Library_configuration_section - * @{ - */ - -/** - * @brief STM32 Family - */ -#if !defined (STM32F0) -#define STM32F0 -#endif /* STM32F0 */ - -/** Uncomment the line below according to the target STM32 device used in your application. - * stm32f0xxxx.h file contains: - * - All the peripheral register's definitions, bits definitions and memory mapping for STM32F0xxxx devices - * - IRQ channel definition - * - Peripheral memory mapping and physical registers address definition - * - Peripheral pointer declaration and driver header file inclusion - * - Product miscellaneous configuration: assert macros - * Note: These CMSIS drivers (stm32f0xxxx.h) are always supporting features of the sub-familys superset. - */ - -#if !defined (STM32F030x6) && !defined (STM32F030x8) && \ - !defined (STM32F031x6) && !defined (STM32F038xx) && \ - !defined (STM32F042x6) && !defined (STM32F048xx) && !defined (STM32F070x6) && \ - !defined (STM32F051x8) && !defined (STM32F058xx) && \ - !defined (STM32F071xB) && !defined (STM32F072xB) && !defined (STM32F078xx) && !defined (STM32F070xB) && \ - !defined (STM32F091xC) && !defined (STM32F098xx) && !defined (STM32F030xC) - /* #define STM32F030x6 */ /*!< STM32F030x4, STM32F030x6 Devices (STM32F030xx microcontrollers where the Flash memory ranges between 16 and 32 Kbytes) */ - /* #define STM32F030x8 */ /*!< STM32F030x8 Devices (STM32F030xx microcontrollers where the Flash memory is 64 Kbytes) */ - /* #define STM32F031x6 */ /*!< STM32F031x4, STM32F031x6 Devices (STM32F031xx microcontrollers where the Flash memory ranges between 16 and 32 Kbytes) */ - /* #define STM32F038xx */ /*!< STM32F038xx Devices (STM32F038xx microcontrollers where the Flash memory is 32 Kbytes) */ - /* #define STM32F042x6 */ /*!< STM32F042x4, STM32F042x6 Devices (STM32F042xx microcontrollers where the Flash memory ranges between 16 and 32 Kbytes) */ - /* #define STM32F048xx */ /*!< STM32F048xx Devices (STM32F048xx microcontrollers where the Flash memory is 32 Kbytes) */ - /* #define STM32F051x8 */ /*!< STM32F051x4, STM32F051x6, STM32F051x8 Devices (STM32F051xx microcontrollers where the Flash memory ranges between 16 and 64 Kbytes) */ - /* #define STM32F058xx */ /*!< STM32F058xx Devices (STM32F058xx microcontrollers where the Flash memory is 64 Kbytes) */ - /* #define STM32F070x6 */ /*!< STM32F070x6 Devices (STM32F070x6 microcontrollers where the Flash memory ranges between 16 and 32 Kbytes) */ - /* #define STM32F070xB */ /*!< STM32F070xB Devices (STM32F070xB microcontrollers where the Flash memory ranges between 64 and 128 Kbytes) */ - /* #define STM32F071xB */ /*!< STM32F071x8, STM32F071xB Devices (STM32F071xx microcontrollers where the Flash memory ranges between 64 and 128 Kbytes) */ - /* #define STM32F072xB */ /*!< STM32F072x8, STM32F072xB Devices (STM32F072xx microcontrollers where the Flash memory ranges between 64 and 128 Kbytes) */ - /* #define STM32F078xx */ /*!< STM32F078xx Devices (STM32F078xx microcontrollers where the Flash memory is 128 Kbytes) */ - /* #define STM32F030xC */ /*!< STM32F030xC Devices (STM32F030xC microcontrollers where the Flash memory is 256 Kbytes) */ - /* #define STM32F091xC */ /*!< STM32F091xB, STM32F091xC Devices (STM32F091xx microcontrollers where the Flash memory ranges between 128 and 256 Kbytes) */ - /* #define STM32F098xx */ /*!< STM32F098xx Devices (STM32F098xx microcontrollers where the Flash memory is 256 Kbytes) */ -#endif -/* Legacy aliases */ -#if defined (STM32F048x6) - #define STM32F048xx -#endif /* STM32F048x6 */ - -/* Tip: To avoid modifying this file each time you need to switch between these - devices, you can define the device in your toolchain compiler preprocessor. - */ -#if !defined (USE_HAL_DRIVER) -/** - * @brief Comment the line below if you will not use the peripherals drivers. - In this case, these drivers will not be included and the application code will - be based on direct access to peripherals registers - */ - /*#define USE_HAL_DRIVER */ -#endif /* USE_HAL_DRIVER */ - -/** - * @brief CMSIS Device version number V2.3.6 - */ -#define __STM32F0_DEVICE_VERSION_MAIN (0x02) /*!< [31:24] main version */ -#define __STM32F0_DEVICE_VERSION_SUB1 (0x03) /*!< [23:16] sub1 version */ -#define __STM32F0_DEVICE_VERSION_SUB2 (0x06) /*!< [15:8] sub2 version */ -#define __STM32F0_DEVICE_VERSION_RC (0x00) /*!< [7:0] release candidate */ -#define __STM32F0_DEVICE_VERSION ((__STM32F0_DEVICE_VERSION_MAIN << 24)\ - |(__STM32F0_DEVICE_VERSION_SUB1 << 16)\ - |(__STM32F0_DEVICE_VERSION_SUB2 << 8 )\ - |(__STM32F0_DEVICE_VERSION_RC)) - -/** - * @} - */ - -/** @addtogroup Device_Included - * @{ - */ - -#if defined(STM32F030x6) - #include "stm32f030x6.h" -#elif defined(STM32F030x8) - #include "stm32f030x8.h" -#elif defined(STM32F031x6) - #include "stm32f031x6.h" -#elif defined(STM32F038xx) - #include "stm32f038xx.h" -#elif defined(STM32F042x6) - #include "stm32f042x6.h" -#elif defined(STM32F048xx) - #include "stm32f048xx.h" -#elif defined(STM32F051x8) - #include "stm32f051x8.h" -#elif defined(STM32F058xx) - #include "stm32f058xx.h" -#elif defined(STM32F070x6) - #include "stm32f070x6.h" -#elif defined(STM32F070xB) - #include "stm32f070xb.h" -#elif defined(STM32F071xB) - #include "stm32f071xb.h" -#elif defined(STM32F072xB) - #include "stm32f072xb.h" -#elif defined(STM32F078xx) - #include "stm32f078xx.h" -#elif defined(STM32F091xC) - #include "stm32f091xc.h" -#elif defined(STM32F098xx) - #include "stm32f098xx.h" -#elif defined(STM32F030xC) - #include "stm32f030xc.h" -#else - #error "Please select first the target STM32F0xx device used in your application (in stm32f0xx.h file)" -#endif - -/** - * @} - */ - -/** @addtogroup Exported_types - * @{ - */ -typedef enum -{ - RESET = 0U, - SET = !RESET -} FlagStatus, ITStatus; - -typedef enum -{ - DISABLE = 0U, - ENABLE = !DISABLE -} FunctionalState; -#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) - -typedef enum -{ - SUCCESS = 0U, - ERROR = !SUCCESS -} ErrorStatus; - -/** - * @} - */ - - -/** @addtogroup Exported_macros - * @{ - */ -#define SET_BIT(REG, BIT) ((REG) |= (BIT)) - -#define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) - -#define READ_BIT(REG, BIT) ((REG) & (BIT)) - -#define CLEAR_REG(REG) ((REG) = (0x0)) - -#define WRITE_REG(REG, VAL) ((REG) = (VAL)) - -#define READ_REG(REG) ((REG)) - -#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) - -/* Use of interrupt control for register exclusive access */ -/* Atomic 32-bit register access macro to set one or several bits */ -#define ATOMIC_SET_BIT(REG, BIT) \ - do { \ - uint32_t primask; \ - primask = __get_PRIMASK(); \ - __set_PRIMASK(1); \ - SET_BIT((REG), (BIT)); \ - __set_PRIMASK(primask); \ - } while(0) - -/* Atomic 32-bit register access macro to clear one or several bits */ -#define ATOMIC_CLEAR_BIT(REG, BIT) \ - do { \ - uint32_t primask; \ - primask = __get_PRIMASK(); \ - __set_PRIMASK(1); \ - CLEAR_BIT((REG), (BIT)); \ - __set_PRIMASK(primask); \ - } while(0) - -/* Atomic 32-bit register access macro to clear and set one or several bits */ -#define ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK) \ - do { \ - uint32_t primask; \ - primask = __get_PRIMASK(); \ - __set_PRIMASK(1); \ - MODIFY_REG((REG), (CLEARMSK), (SETMASK)); \ - __set_PRIMASK(primask); \ - } while(0) - -/* Atomic 16-bit register access macro to set one or several bits */ -#define ATOMIC_SETH_BIT(REG, BIT) ATOMIC_SET_BIT(REG, BIT) \ - -/* Atomic 16-bit register access macro to clear one or several bits */ -#define ATOMIC_CLEARH_BIT(REG, BIT) ATOMIC_CLEAR_BIT(REG, BIT) \ - -/* Atomic 16-bit register access macro to clear and set one or several bits */ -#define ATOMIC_MODIFYH_REG(REG, CLEARMSK, SETMASK) ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK) \ - -/** - * @} - */ - -#if defined (USE_HAL_DRIVER) - #include "stm32f0xx_hal.h" -#endif /* USE_HAL_DRIVER */ - - -#ifdef __cplusplus -} -#endif /* __cplusplus */ - -#endif /* __STM32F0xx_H */ -/** - * @} - */ - -/** - * @} - */ - - - - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h b/bsl/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h deleted file mode 100644 index 3b71cfe..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h +++ /dev/null @@ -1,105 +0,0 @@ -/** - ****************************************************************************** - * @file system_stm32f0xx.h - * @author MCD Application Team - * @brief CMSIS Cortex-M0 Device System Source File for STM32F0xx devices. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/** @addtogroup CMSIS - * @{ - */ - -/** @addtogroup stm32f0xx_system - * @{ - */ - -/** - * @brief Define to prevent recursive inclusion - */ -#ifndef __SYSTEM_STM32F0XX_H -#define __SYSTEM_STM32F0XX_H - -#ifdef __cplusplus - extern "C" { -#endif - -/** @addtogroup STM32F0xx_System_Includes - * @{ - */ - -/** - * @} - */ - - -/** @addtogroup STM32F0xx_System_Exported_types - * @{ - */ - /* This variable is updated in three ways: - 1) by calling CMSIS function SystemCoreClockUpdate() - 3) by calling HAL API function HAL_RCC_GetHCLKFreq() - 3) by calling HAL API function HAL_RCC_ClockConfig() - Note: If you use this function to configure the system clock; then there - is no need to call the 2 first functions listed above, since SystemCoreClock - variable is updated automatically. - */ -extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */ -extern const uint8_t AHBPrescTable[16]; /*!< AHB prescalers table values */ -extern const uint8_t APBPrescTable[8]; /*!< APB prescalers table values */ - -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Exported_Constants - * @{ - */ - -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Exported_Macros - * @{ - */ - -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Exported_Functions - * @{ - */ - -extern void SystemInit(void); -extern void SystemCoreClockUpdate(void); -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /*__SYSTEM_STM32F0XX_H */ - -/** - * @} - */ - -/** - * @} - */ -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_armcc.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_armcc.h deleted file mode 100644 index 4d9d064..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_armcc.h +++ /dev/null @@ -1,865 +0,0 @@ -/**************************************************************************//** - * @file cmsis_armcc.h - * @brief CMSIS compiler ARMCC (Arm Compiler 5) header file - * @version V5.0.4 - * @date 10. January 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#ifndef __CMSIS_ARMCC_H -#define __CMSIS_ARMCC_H - - -#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677) - #error "Please use Arm Compiler Toolchain V4.0.677 or later!" -#endif - -/* CMSIS compiler control architecture macros */ -#if ((defined (__TARGET_ARCH_6_M ) && (__TARGET_ARCH_6_M == 1)) || \ - (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M == 1)) ) - #define __ARM_ARCH_6M__ 1 -#endif - -#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M == 1)) - #define __ARM_ARCH_7M__ 1 -#endif - -#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1)) - #define __ARM_ARCH_7EM__ 1 -#endif - - /* __ARM_ARCH_8M_BASE__ not applicable */ - /* __ARM_ARCH_8M_MAIN__ not applicable */ - - -/* CMSIS compiler specific defines */ -#ifndef __ASM - #define __ASM __asm -#endif -#ifndef __INLINE - #define __INLINE __inline -#endif -#ifndef __STATIC_INLINE - #define __STATIC_INLINE static __inline -#endif -#ifndef __STATIC_FORCEINLINE - #define __STATIC_FORCEINLINE static __forceinline -#endif -#ifndef __NO_RETURN - #define __NO_RETURN __declspec(noreturn) -#endif -#ifndef __USED - #define __USED __attribute__((used)) -#endif -#ifndef __WEAK - #define __WEAK __attribute__((weak)) -#endif -#ifndef __PACKED - #define __PACKED __attribute__((packed)) -#endif -#ifndef __PACKED_STRUCT - #define __PACKED_STRUCT __packed struct -#endif -#ifndef __PACKED_UNION - #define __PACKED_UNION __packed union -#endif -#ifndef __UNALIGNED_UINT32 /* deprecated */ - #define __UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) -#endif -#ifndef __UNALIGNED_UINT16_WRITE - #define __UNALIGNED_UINT16_WRITE(addr, val) ((*((__packed uint16_t *)(addr))) = (val)) -#endif -#ifndef __UNALIGNED_UINT16_READ - #define __UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr))) -#endif -#ifndef __UNALIGNED_UINT32_WRITE - #define __UNALIGNED_UINT32_WRITE(addr, val) ((*((__packed uint32_t *)(addr))) = (val)) -#endif -#ifndef __UNALIGNED_UINT32_READ - #define __UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr))) -#endif -#ifndef __ALIGNED - #define __ALIGNED(x) __attribute__((aligned(x))) -#endif -#ifndef __RESTRICT - #define __RESTRICT __restrict -#endif - -/* ########################### Core Function Access ########################### */ -/** \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions - @{ - */ - -/** - \brief Enable IRQ Interrupts - \details Enables IRQ interrupts by clearing the I-bit in the CPSR. - Can only be executed in Privileged modes. - */ -/* intrinsic void __enable_irq(); */ - - -/** - \brief Disable IRQ Interrupts - \details Disables IRQ interrupts by setting the I-bit in the CPSR. - Can only be executed in Privileged modes. - */ -/* intrinsic void __disable_irq(); */ - -/** - \brief Get Control Register - \details Returns the content of the Control Register. - \return Control Register value - */ -__STATIC_INLINE uint32_t __get_CONTROL(void) -{ - register uint32_t __regControl __ASM("control"); - return(__regControl); -} - - -/** - \brief Set Control Register - \details Writes the given value to the Control Register. - \param [in] control Control Register value to set - */ -__STATIC_INLINE void __set_CONTROL(uint32_t control) -{ - register uint32_t __regControl __ASM("control"); - __regControl = control; -} - - -/** - \brief Get IPSR Register - \details Returns the content of the IPSR Register. - \return IPSR Register value - */ -__STATIC_INLINE uint32_t __get_IPSR(void) -{ - register uint32_t __regIPSR __ASM("ipsr"); - return(__regIPSR); -} - - -/** - \brief Get APSR Register - \details Returns the content of the APSR Register. - \return APSR Register value - */ -__STATIC_INLINE uint32_t __get_APSR(void) -{ - register uint32_t __regAPSR __ASM("apsr"); - return(__regAPSR); -} - - -/** - \brief Get xPSR Register - \details Returns the content of the xPSR Register. - \return xPSR Register value - */ -__STATIC_INLINE uint32_t __get_xPSR(void) -{ - register uint32_t __regXPSR __ASM("xpsr"); - return(__regXPSR); -} - - -/** - \brief Get Process Stack Pointer - \details Returns the current value of the Process Stack Pointer (PSP). - \return PSP Register value - */ -__STATIC_INLINE uint32_t __get_PSP(void) -{ - register uint32_t __regProcessStackPointer __ASM("psp"); - return(__regProcessStackPointer); -} - - -/** - \brief Set Process Stack Pointer - \details Assigns the given value to the Process Stack Pointer (PSP). - \param [in] topOfProcStack Process Stack Pointer value to set - */ -__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) -{ - register uint32_t __regProcessStackPointer __ASM("psp"); - __regProcessStackPointer = topOfProcStack; -} - - -/** - \brief Get Main Stack Pointer - \details Returns the current value of the Main Stack Pointer (MSP). - \return MSP Register value - */ -__STATIC_INLINE uint32_t __get_MSP(void) -{ - register uint32_t __regMainStackPointer __ASM("msp"); - return(__regMainStackPointer); -} - - -/** - \brief Set Main Stack Pointer - \details Assigns the given value to the Main Stack Pointer (MSP). - \param [in] topOfMainStack Main Stack Pointer value to set - */ -__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) -{ - register uint32_t __regMainStackPointer __ASM("msp"); - __regMainStackPointer = topOfMainStack; -} - - -/** - \brief Get Priority Mask - \details Returns the current state of the priority mask bit from the Priority Mask Register. - \return Priority Mask value - */ -__STATIC_INLINE uint32_t __get_PRIMASK(void) -{ - register uint32_t __regPriMask __ASM("primask"); - return(__regPriMask); -} - - -/** - \brief Set Priority Mask - \details Assigns the given value to the Priority Mask Register. - \param [in] priMask Priority Mask - */ -__STATIC_INLINE void __set_PRIMASK(uint32_t priMask) -{ - register uint32_t __regPriMask __ASM("primask"); - __regPriMask = (priMask); -} - - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) - -/** - \brief Enable FIQ - \details Enables FIQ interrupts by clearing the F-bit in the CPSR. - Can only be executed in Privileged modes. - */ -#define __enable_fault_irq __enable_fiq - - -/** - \brief Disable FIQ - \details Disables FIQ interrupts by setting the F-bit in the CPSR. - Can only be executed in Privileged modes. - */ -#define __disable_fault_irq __disable_fiq - - -/** - \brief Get Base Priority - \details Returns the current value of the Base Priority register. - \return Base Priority register value - */ -__STATIC_INLINE uint32_t __get_BASEPRI(void) -{ - register uint32_t __regBasePri __ASM("basepri"); - return(__regBasePri); -} - - -/** - \brief Set Base Priority - \details Assigns the given value to the Base Priority register. - \param [in] basePri Base Priority value to set - */ -__STATIC_INLINE void __set_BASEPRI(uint32_t basePri) -{ - register uint32_t __regBasePri __ASM("basepri"); - __regBasePri = (basePri & 0xFFU); -} - - -/** - \brief Set Base Priority with condition - \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, - or the new value increases the BASEPRI priority level. - \param [in] basePri Base Priority value to set - */ -__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri) -{ - register uint32_t __regBasePriMax __ASM("basepri_max"); - __regBasePriMax = (basePri & 0xFFU); -} - - -/** - \brief Get Fault Mask - \details Returns the current value of the Fault Mask register. - \return Fault Mask register value - */ -__STATIC_INLINE uint32_t __get_FAULTMASK(void) -{ - register uint32_t __regFaultMask __ASM("faultmask"); - return(__regFaultMask); -} - - -/** - \brief Set Fault Mask - \details Assigns the given value to the Fault Mask register. - \param [in] faultMask Fault Mask value to set - */ -__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) -{ - register uint32_t __regFaultMask __ASM("faultmask"); - __regFaultMask = (faultMask & (uint32_t)1U); -} - -#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ - - -/** - \brief Get FPSCR - \details Returns the current value of the Floating Point Status/Control register. - \return Floating Point Status/Control register value - */ -__STATIC_INLINE uint32_t __get_FPSCR(void) -{ -#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) - register uint32_t __regfpscr __ASM("fpscr"); - return(__regfpscr); -#else - return(0U); -#endif -} - - -/** - \brief Set FPSCR - \details Assigns the given value to the Floating Point Status/Control register. - \param [in] fpscr Floating Point Status/Control value to set - */ -__STATIC_INLINE void __set_FPSCR(uint32_t fpscr) -{ -#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) - register uint32_t __regfpscr __ASM("fpscr"); - __regfpscr = (fpscr); -#else - (void)fpscr; -#endif -} - - -/*@} end of CMSIS_Core_RegAccFunctions */ - - -/* ########################## Core Instruction Access ######################### */ -/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface - Access to dedicated instructions - @{ -*/ - -/** - \brief No Operation - \details No Operation does nothing. This instruction can be used for code alignment purposes. - */ -#define __NOP __nop - - -/** - \brief Wait For Interrupt - \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. - */ -#define __WFI __wfi - - -/** - \brief Wait For Event - \details Wait For Event is a hint instruction that permits the processor to enter - a low-power state until one of a number of events occurs. - */ -#define __WFE __wfe - - -/** - \brief Send Event - \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. - */ -#define __SEV __sev - - -/** - \brief Instruction Synchronization Barrier - \details Instruction Synchronization Barrier flushes the pipeline in the processor, - so that all instructions following the ISB are fetched from cache or memory, - after the instruction has been completed. - */ -#define __ISB() do {\ - __schedule_barrier();\ - __isb(0xF);\ - __schedule_barrier();\ - } while (0U) - -/** - \brief Data Synchronization Barrier - \details Acts as a special kind of Data Memory Barrier. - It completes when all explicit memory accesses before this instruction complete. - */ -#define __DSB() do {\ - __schedule_barrier();\ - __dsb(0xF);\ - __schedule_barrier();\ - } while (0U) - -/** - \brief Data Memory Barrier - \details Ensures the apparent order of the explicit memory operations before - and after the instruction, without ensuring their completion. - */ -#define __DMB() do {\ - __schedule_barrier();\ - __dmb(0xF);\ - __schedule_barrier();\ - } while (0U) - - -/** - \brief Reverse byte order (32 bit) - \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. - \param [in] value Value to reverse - \return Reversed value - */ -#define __REV __rev - - -/** - \brief Reverse byte order (16 bit) - \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. - \param [in] value Value to reverse - \return Reversed value - */ -#ifndef __NO_EMBEDDED_ASM -__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value) -{ - rev16 r0, r0 - bx lr -} -#endif - - -/** - \brief Reverse byte order (16 bit) - \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. - \param [in] value Value to reverse - \return Reversed value - */ -#ifndef __NO_EMBEDDED_ASM -__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value) -{ - revsh r0, r0 - bx lr -} -#endif - - -/** - \brief Rotate Right in unsigned value (32 bit) - \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. - \param [in] op1 Value to rotate - \param [in] op2 Number of Bits to rotate - \return Rotated value - */ -#define __ROR __ror - - -/** - \brief Breakpoint - \details Causes the processor to enter Debug state. - Debug tools can use this to investigate system state when the instruction at a particular address is reached. - \param [in] value is ignored by the processor. - If required, a debugger can use it to store additional information about the breakpoint. - */ -#define __BKPT(value) __breakpoint(value) - - -/** - \brief Reverse bit order of value - \details Reverses the bit order of the given value. - \param [in] value Value to reverse - \return Reversed value - */ -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) - #define __RBIT __rbit -#else -__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value) -{ - uint32_t result; - uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ - - result = value; /* r will be reversed bits of v; first get LSB of v */ - for (value >>= 1U; value != 0U; value >>= 1U) - { - result <<= 1U; - result |= value & 1U; - s--; - } - result <<= s; /* shift when v's highest bits are zero */ - return result; -} -#endif - - -/** - \brief Count leading zeros - \details Counts the number of leading zeros of a data value. - \param [in] value Value to count the leading zeros - \return number of leading zeros in value - */ -#define __CLZ __clz - - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) - -/** - \brief LDR Exclusive (8 bit) - \details Executes a exclusive LDR instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) - #define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr)) -#else - #define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop") -#endif - - -/** - \brief LDR Exclusive (16 bit) - \details Executes a exclusive LDR instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) - #define __LDREXH(ptr) ((uint16_t) __ldrex(ptr)) -#else - #define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop") -#endif - - -/** - \brief LDR Exclusive (32 bit) - \details Executes a exclusive LDR instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) - #define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr)) -#else - #define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop") -#endif - - -/** - \brief STR Exclusive (8 bit) - \details Executes a exclusive STR instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) - #define __STREXB(value, ptr) __strex(value, ptr) -#else - #define __STREXB(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") -#endif - - -/** - \brief STR Exclusive (16 bit) - \details Executes a exclusive STR instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) - #define __STREXH(value, ptr) __strex(value, ptr) -#else - #define __STREXH(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") -#endif - - -/** - \brief STR Exclusive (32 bit) - \details Executes a exclusive STR instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) - #define __STREXW(value, ptr) __strex(value, ptr) -#else - #define __STREXW(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") -#endif - - -/** - \brief Remove the exclusive lock - \details Removes the exclusive lock which is created by LDREX. - */ -#define __CLREX __clrex - - -/** - \brief Signed Saturate - \details Saturates a signed value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (1..32) - \return Saturated value - */ -#define __SSAT __ssat - - -/** - \brief Unsigned Saturate - \details Saturates an unsigned value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (0..31) - \return Saturated value - */ -#define __USAT __usat - - -/** - \brief Rotate Right with Extend (32 bit) - \details Moves each bit of a bitstring right by one bit. - The carry input is shifted in at the left end of the bitstring. - \param [in] value Value to rotate - \return Rotated value - */ -#ifndef __NO_EMBEDDED_ASM -__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value) -{ - rrx r0, r0 - bx lr -} -#endif - - -/** - \brief LDRT Unprivileged (8 bit) - \details Executes a Unprivileged LDRT instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -#define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr)) - - -/** - \brief LDRT Unprivileged (16 bit) - \details Executes a Unprivileged LDRT instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -#define __LDRHT(ptr) ((uint16_t) __ldrt(ptr)) - - -/** - \brief LDRT Unprivileged (32 bit) - \details Executes a Unprivileged LDRT instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -#define __LDRT(ptr) ((uint32_t ) __ldrt(ptr)) - - -/** - \brief STRT Unprivileged (8 bit) - \details Executes a Unprivileged STRT instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -#define __STRBT(value, ptr) __strt(value, ptr) - - -/** - \brief STRT Unprivileged (16 bit) - \details Executes a Unprivileged STRT instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -#define __STRHT(value, ptr) __strt(value, ptr) - - -/** - \brief STRT Unprivileged (32 bit) - \details Executes a Unprivileged STRT instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -#define __STRT(value, ptr) __strt(value, ptr) - -#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ - -/** - \brief Signed Saturate - \details Saturates a signed value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (1..32) - \return Saturated value - */ -__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) -{ - if ((sat >= 1U) && (sat <= 32U)) - { - const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); - const int32_t min = -1 - max ; - if (val > max) - { - return max; - } - else if (val < min) - { - return min; - } - } - return val; -} - -/** - \brief Unsigned Saturate - \details Saturates an unsigned value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (0..31) - \return Saturated value - */ -__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) -{ - if (sat <= 31U) - { - const uint32_t max = ((1U << sat) - 1U); - if (val > (int32_t)max) - { - return max; - } - else if (val < 0) - { - return 0U; - } - } - return (uint32_t)val; -} - -#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ - -/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ - - -/* ################### Compiler specific Intrinsics ########################### */ -/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics - Access to dedicated SIMD instructions - @{ -*/ - -#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) - -#define __SADD8 __sadd8 -#define __QADD8 __qadd8 -#define __SHADD8 __shadd8 -#define __UADD8 __uadd8 -#define __UQADD8 __uqadd8 -#define __UHADD8 __uhadd8 -#define __SSUB8 __ssub8 -#define __QSUB8 __qsub8 -#define __SHSUB8 __shsub8 -#define __USUB8 __usub8 -#define __UQSUB8 __uqsub8 -#define __UHSUB8 __uhsub8 -#define __SADD16 __sadd16 -#define __QADD16 __qadd16 -#define __SHADD16 __shadd16 -#define __UADD16 __uadd16 -#define __UQADD16 __uqadd16 -#define __UHADD16 __uhadd16 -#define __SSUB16 __ssub16 -#define __QSUB16 __qsub16 -#define __SHSUB16 __shsub16 -#define __USUB16 __usub16 -#define __UQSUB16 __uqsub16 -#define __UHSUB16 __uhsub16 -#define __SASX __sasx -#define __QASX __qasx -#define __SHASX __shasx -#define __UASX __uasx -#define __UQASX __uqasx -#define __UHASX __uhasx -#define __SSAX __ssax -#define __QSAX __qsax -#define __SHSAX __shsax -#define __USAX __usax -#define __UQSAX __uqsax -#define __UHSAX __uhsax -#define __USAD8 __usad8 -#define __USADA8 __usada8 -#define __SSAT16 __ssat16 -#define __USAT16 __usat16 -#define __UXTB16 __uxtb16 -#define __UXTAB16 __uxtab16 -#define __SXTB16 __sxtb16 -#define __SXTAB16 __sxtab16 -#define __SMUAD __smuad -#define __SMUADX __smuadx -#define __SMLAD __smlad -#define __SMLADX __smladx -#define __SMLALD __smlald -#define __SMLALDX __smlaldx -#define __SMUSD __smusd -#define __SMUSDX __smusdx -#define __SMLSD __smlsd -#define __SMLSDX __smlsdx -#define __SMLSLD __smlsld -#define __SMLSLDX __smlsldx -#define __SEL __sel -#define __QADD __qadd -#define __QSUB __qsub - -#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ - ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) - -#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ - ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) - -#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \ - ((int64_t)(ARG3) << 32U) ) >> 32U)) - -#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ -/*@} end of group CMSIS_SIMD_intrinsics */ - - -#endif /* __CMSIS_ARMCC_H */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_armclang.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_armclang.h deleted file mode 100644 index 162a400..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_armclang.h +++ /dev/null @@ -1,1869 +0,0 @@ -/**************************************************************************//** - * @file cmsis_armclang.h - * @brief CMSIS compiler armclang (Arm Compiler 6) header file - * @version V5.0.4 - * @date 10. January 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */ - -#ifndef __CMSIS_ARMCLANG_H -#define __CMSIS_ARMCLANG_H - -#pragma clang system_header /* treat file as system include file */ - -#ifndef __ARM_COMPAT_H -#include /* Compatibility header for Arm Compiler 5 intrinsics */ -#endif - -/* CMSIS compiler specific defines */ -#ifndef __ASM - #define __ASM __asm -#endif -#ifndef __INLINE - #define __INLINE __inline -#endif -#ifndef __STATIC_INLINE - #define __STATIC_INLINE static __inline -#endif -#ifndef __STATIC_FORCEINLINE - #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline -#endif -#ifndef __NO_RETURN - #define __NO_RETURN __attribute__((__noreturn__)) -#endif -#ifndef __USED - #define __USED __attribute__((used)) -#endif -#ifndef __WEAK - #define __WEAK __attribute__((weak)) -#endif -#ifndef __PACKED - #define __PACKED __attribute__((packed, aligned(1))) -#endif -#ifndef __PACKED_STRUCT - #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) -#endif -#ifndef __PACKED_UNION - #define __PACKED_UNION union __attribute__((packed, aligned(1))) -#endif -#ifndef __UNALIGNED_UINT32 /* deprecated */ - #pragma clang diagnostic push - #pragma clang diagnostic ignored "-Wpacked" -/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */ - struct __attribute__((packed)) T_UINT32 { uint32_t v; }; - #pragma clang diagnostic pop - #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) -#endif -#ifndef __UNALIGNED_UINT16_WRITE - #pragma clang diagnostic push - #pragma clang diagnostic ignored "-Wpacked" -/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */ - __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; - #pragma clang diagnostic pop - #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) -#endif -#ifndef __UNALIGNED_UINT16_READ - #pragma clang diagnostic push - #pragma clang diagnostic ignored "-Wpacked" -/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */ - __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; - #pragma clang diagnostic pop - #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) -#endif -#ifndef __UNALIGNED_UINT32_WRITE - #pragma clang diagnostic push - #pragma clang diagnostic ignored "-Wpacked" -/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */ - __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; - #pragma clang diagnostic pop - #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) -#endif -#ifndef __UNALIGNED_UINT32_READ - #pragma clang diagnostic push - #pragma clang diagnostic ignored "-Wpacked" -/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */ - __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; - #pragma clang diagnostic pop - #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) -#endif -#ifndef __ALIGNED - #define __ALIGNED(x) __attribute__((aligned(x))) -#endif -#ifndef __RESTRICT - #define __RESTRICT __restrict -#endif - - -/* ########################### Core Function Access ########################### */ -/** \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions - @{ - */ - -/** - \brief Enable IRQ Interrupts - \details Enables IRQ interrupts by clearing the I-bit in the CPSR. - Can only be executed in Privileged modes. - */ -/* intrinsic void __enable_irq(); see arm_compat.h */ - - -/** - \brief Disable IRQ Interrupts - \details Disables IRQ interrupts by setting the I-bit in the CPSR. - Can only be executed in Privileged modes. - */ -/* intrinsic void __disable_irq(); see arm_compat.h */ - - -/** - \brief Get Control Register - \details Returns the content of the Control Register. - \return Control Register value - */ -__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, control" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Control Register (non-secure) - \details Returns the content of the non-secure Control Register when in secure mode. - \return non-secure Control Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Control Register - \details Writes the given value to the Control Register. - \param [in] control Control Register value to set - */ -__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) -{ - __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Control Register (non-secure) - \details Writes the given value to the non-secure Control Register when in secure state. - \param [in] control Control Register value to set - */ -__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) -{ - __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); -} -#endif - - -/** - \brief Get IPSR Register - \details Returns the content of the IPSR Register. - \return IPSR Register value - */ -__STATIC_FORCEINLINE uint32_t __get_IPSR(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); - return(result); -} - - -/** - \brief Get APSR Register - \details Returns the content of the APSR Register. - \return APSR Register value - */ -__STATIC_FORCEINLINE uint32_t __get_APSR(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, apsr" : "=r" (result) ); - return(result); -} - - -/** - \brief Get xPSR Register - \details Returns the content of the xPSR Register. - \return xPSR Register value - */ -__STATIC_FORCEINLINE uint32_t __get_xPSR(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); - return(result); -} - - -/** - \brief Get Process Stack Pointer - \details Returns the current value of the Process Stack Pointer (PSP). - \return PSP Register value - */ -__STATIC_FORCEINLINE uint32_t __get_PSP(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, psp" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Process Stack Pointer (non-secure) - \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. - \return PSP Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Process Stack Pointer - \details Assigns the given value to the Process Stack Pointer (PSP). - \param [in] topOfProcStack Process Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) -{ - __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Process Stack Pointer (non-secure) - \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. - \param [in] topOfProcStack Process Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) -{ - __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); -} -#endif - - -/** - \brief Get Main Stack Pointer - \details Returns the current value of the Main Stack Pointer (MSP). - \return MSP Register value - */ -__STATIC_FORCEINLINE uint32_t __get_MSP(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, msp" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Main Stack Pointer (non-secure) - \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. - \return MSP Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Main Stack Pointer - \details Assigns the given value to the Main Stack Pointer (MSP). - \param [in] topOfMainStack Main Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) -{ - __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Main Stack Pointer (non-secure) - \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. - \param [in] topOfMainStack Main Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) -{ - __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); -} -#endif - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Stack Pointer (non-secure) - \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. - \return SP Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); - return(result); -} - - -/** - \brief Set Stack Pointer (non-secure) - \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. - \param [in] topOfStack Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) -{ - __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); -} -#endif - - -/** - \brief Get Priority Mask - \details Returns the current state of the priority mask bit from the Priority Mask Register. - \return Priority Mask value - */ -__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, primask" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Priority Mask (non-secure) - \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. - \return Priority Mask value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Priority Mask - \details Assigns the given value to the Priority Mask Register. - \param [in] priMask Priority Mask - */ -__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) -{ - __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Priority Mask (non-secure) - \details Assigns the given value to the non-secure Priority Mask Register when in secure state. - \param [in] priMask Priority Mask - */ -__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) -{ - __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); -} -#endif - - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) -/** - \brief Enable FIQ - \details Enables FIQ interrupts by clearing the F-bit in the CPSR. - Can only be executed in Privileged modes. - */ -#define __enable_fault_irq __enable_fiq /* see arm_compat.h */ - - -/** - \brief Disable FIQ - \details Disables FIQ interrupts by setting the F-bit in the CPSR. - Can only be executed in Privileged modes. - */ -#define __disable_fault_irq __disable_fiq /* see arm_compat.h */ - - -/** - \brief Get Base Priority - \details Returns the current value of the Base Priority register. - \return Base Priority register value - */ -__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, basepri" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Base Priority (non-secure) - \details Returns the current value of the non-secure Base Priority register when in secure state. - \return Base Priority register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Base Priority - \details Assigns the given value to the Base Priority register. - \param [in] basePri Base Priority value to set - */ -__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) -{ - __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Base Priority (non-secure) - \details Assigns the given value to the non-secure Base Priority register when in secure state. - \param [in] basePri Base Priority value to set - */ -__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) -{ - __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); -} -#endif - - -/** - \brief Set Base Priority with condition - \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, - or the new value increases the BASEPRI priority level. - \param [in] basePri Base Priority value to set - */ -__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) -{ - __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); -} - - -/** - \brief Get Fault Mask - \details Returns the current value of the Fault Mask register. - \return Fault Mask register value - */ -__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Fault Mask (non-secure) - \details Returns the current value of the non-secure Fault Mask register when in secure state. - \return Fault Mask register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Fault Mask - \details Assigns the given value to the Fault Mask register. - \param [in] faultMask Fault Mask value to set - */ -__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) -{ - __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Fault Mask (non-secure) - \details Assigns the given value to the non-secure Fault Mask register when in secure state. - \param [in] faultMask Fault Mask value to set - */ -__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) -{ - __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); -} -#endif - -#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ - - -#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) - -/** - \brief Get Process Stack Pointer Limit - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence zero is returned always in non-secure - mode. - - \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). - \return PSPLIM Register value - */ -__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - return 0U; -#else - uint32_t result; - __ASM volatile ("MRS %0, psplim" : "=r" (result) ); - return result; -#endif -} - -#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Process Stack Pointer Limit (non-secure) - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence zero is returned always in non-secure - mode. - - \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. - \return PSPLIM Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - return 0U; -#else - uint32_t result; - __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); - return result; -#endif -} -#endif - - -/** - \brief Set Process Stack Pointer Limit - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence the write is silently ignored in non-secure - mode. - - \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). - \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set - */ -__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - (void)ProcStackPtrLimit; -#else - __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); -#endif -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Process Stack Pointer (non-secure) - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence the write is silently ignored in non-secure - mode. - - \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. - \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set - */ -__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - (void)ProcStackPtrLimit; -#else - __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); -#endif -} -#endif - - -/** - \brief Get Main Stack Pointer Limit - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence zero is returned always. - - \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). - \return MSPLIM Register value - */ -__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - return 0U; -#else - uint32_t result; - __ASM volatile ("MRS %0, msplim" : "=r" (result) ); - return result; -#endif -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Main Stack Pointer Limit (non-secure) - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence zero is returned always. - - \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. - \return MSPLIM Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - return 0U; -#else - uint32_t result; - __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); - return result; -#endif -} -#endif - - -/** - \brief Set Main Stack Pointer Limit - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence the write is silently ignored. - - \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). - \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set - */ -__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - (void)MainStackPtrLimit; -#else - __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); -#endif -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Main Stack Pointer Limit (non-secure) - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence the write is silently ignored. - - \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. - \param [in] MainStackPtrLimit Main Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - (void)MainStackPtrLimit; -#else - __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); -#endif -} -#endif - -#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ - -/** - \brief Get FPSCR - \details Returns the current value of the Floating Point Status/Control register. - \return Floating Point Status/Control register value - */ -#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) -#define __get_FPSCR (uint32_t)__builtin_arm_get_fpscr -#else -#define __get_FPSCR() ((uint32_t)0U) -#endif - -/** - \brief Set FPSCR - \details Assigns the given value to the Floating Point Status/Control register. - \param [in] fpscr Floating Point Status/Control value to set - */ -#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) -#define __set_FPSCR __builtin_arm_set_fpscr -#else -#define __set_FPSCR(x) ((void)(x)) -#endif - - -/*@} end of CMSIS_Core_RegAccFunctions */ - - -/* ########################## Core Instruction Access ######################### */ -/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface - Access to dedicated instructions - @{ -*/ - -/* Define macros for porting to both thumb1 and thumb2. - * For thumb1, use low register (r0-r7), specified by constraint "l" - * Otherwise, use general registers, specified by constraint "r" */ -#if defined (__thumb__) && !defined (__thumb2__) -#define __CMSIS_GCC_OUT_REG(r) "=l" (r) -#define __CMSIS_GCC_USE_REG(r) "l" (r) -#else -#define __CMSIS_GCC_OUT_REG(r) "=r" (r) -#define __CMSIS_GCC_USE_REG(r) "r" (r) -#endif - -/** - \brief No Operation - \details No Operation does nothing. This instruction can be used for code alignment purposes. - */ -#define __NOP __builtin_arm_nop - -/** - \brief Wait For Interrupt - \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. - */ -#define __WFI __builtin_arm_wfi - - -/** - \brief Wait For Event - \details Wait For Event is a hint instruction that permits the processor to enter - a low-power state until one of a number of events occurs. - */ -#define __WFE __builtin_arm_wfe - - -/** - \brief Send Event - \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. - */ -#define __SEV __builtin_arm_sev - - -/** - \brief Instruction Synchronization Barrier - \details Instruction Synchronization Barrier flushes the pipeline in the processor, - so that all instructions following the ISB are fetched from cache or memory, - after the instruction has been completed. - */ -#define __ISB() __builtin_arm_isb(0xF); - -/** - \brief Data Synchronization Barrier - \details Acts as a special kind of Data Memory Barrier. - It completes when all explicit memory accesses before this instruction complete. - */ -#define __DSB() __builtin_arm_dsb(0xF); - - -/** - \brief Data Memory Barrier - \details Ensures the apparent order of the explicit memory operations before - and after the instruction, without ensuring their completion. - */ -#define __DMB() __builtin_arm_dmb(0xF); - - -/** - \brief Reverse byte order (32 bit) - \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. - \param [in] value Value to reverse - \return Reversed value - */ -#define __REV(value) __builtin_bswap32(value) - - -/** - \brief Reverse byte order (16 bit) - \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. - \param [in] value Value to reverse - \return Reversed value - */ -#define __REV16(value) __ROR(__REV(value), 16) - - -/** - \brief Reverse byte order (16 bit) - \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. - \param [in] value Value to reverse - \return Reversed value - */ -#define __REVSH(value) (int16_t)__builtin_bswap16(value) - - -/** - \brief Rotate Right in unsigned value (32 bit) - \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. - \param [in] op1 Value to rotate - \param [in] op2 Number of Bits to rotate - \return Rotated value - */ -__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) -{ - op2 %= 32U; - if (op2 == 0U) - { - return op1; - } - return (op1 >> op2) | (op1 << (32U - op2)); -} - - -/** - \brief Breakpoint - \details Causes the processor to enter Debug state. - Debug tools can use this to investigate system state when the instruction at a particular address is reached. - \param [in] value is ignored by the processor. - If required, a debugger can use it to store additional information about the breakpoint. - */ -#define __BKPT(value) __ASM volatile ("bkpt "#value) - - -/** - \brief Reverse bit order of value - \details Reverses the bit order of the given value. - \param [in] value Value to reverse - \return Reversed value - */ -#define __RBIT __builtin_arm_rbit - -/** - \brief Count leading zeros - \details Counts the number of leading zeros of a data value. - \param [in] value Value to count the leading zeros - \return number of leading zeros in value - */ -#define __CLZ (uint8_t)__builtin_clz - - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) -/** - \brief LDR Exclusive (8 bit) - \details Executes a exclusive LDR instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -#define __LDREXB (uint8_t)__builtin_arm_ldrex - - -/** - \brief LDR Exclusive (16 bit) - \details Executes a exclusive LDR instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -#define __LDREXH (uint16_t)__builtin_arm_ldrex - - -/** - \brief LDR Exclusive (32 bit) - \details Executes a exclusive LDR instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -#define __LDREXW (uint32_t)__builtin_arm_ldrex - - -/** - \brief STR Exclusive (8 bit) - \details Executes a exclusive STR instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#define __STREXB (uint32_t)__builtin_arm_strex - - -/** - \brief STR Exclusive (16 bit) - \details Executes a exclusive STR instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#define __STREXH (uint32_t)__builtin_arm_strex - - -/** - \brief STR Exclusive (32 bit) - \details Executes a exclusive STR instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#define __STREXW (uint32_t)__builtin_arm_strex - - -/** - \brief Remove the exclusive lock - \details Removes the exclusive lock which is created by LDREX. - */ -#define __CLREX __builtin_arm_clrex - -#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ - - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) - -/** - \brief Signed Saturate - \details Saturates a signed value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (1..32) - \return Saturated value - */ -#define __SSAT __builtin_arm_ssat - - -/** - \brief Unsigned Saturate - \details Saturates an unsigned value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (0..31) - \return Saturated value - */ -#define __USAT __builtin_arm_usat - - -/** - \brief Rotate Right with Extend (32 bit) - \details Moves each bit of a bitstring right by one bit. - The carry input is shifted in at the left end of the bitstring. - \param [in] value Value to rotate - \return Rotated value - */ -__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) -{ - uint32_t result; - - __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); - return(result); -} - - -/** - \brief LDRT Unprivileged (8 bit) - \details Executes a Unprivileged LDRT instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); - return ((uint8_t) result); /* Add explicit type cast here */ -} - - -/** - \brief LDRT Unprivileged (16 bit) - \details Executes a Unprivileged LDRT instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); - return ((uint16_t) result); /* Add explicit type cast here */ -} - - -/** - \brief LDRT Unprivileged (32 bit) - \details Executes a Unprivileged LDRT instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); - return(result); -} - - -/** - \brief STRT Unprivileged (8 bit) - \details Executes a Unprivileged STRT instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) -{ - __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief STRT Unprivileged (16 bit) - \details Executes a Unprivileged STRT instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) -{ - __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief STRT Unprivileged (32 bit) - \details Executes a Unprivileged STRT instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) -{ - __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); -} - -#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ - -/** - \brief Signed Saturate - \details Saturates a signed value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (1..32) - \return Saturated value - */ -__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) -{ - if ((sat >= 1U) && (sat <= 32U)) - { - const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); - const int32_t min = -1 - max ; - if (val > max) - { - return max; - } - else if (val < min) - { - return min; - } - } - return val; -} - -/** - \brief Unsigned Saturate - \details Saturates an unsigned value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (0..31) - \return Saturated value - */ -__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) -{ - if (sat <= 31U) - { - const uint32_t max = ((1U << sat) - 1U); - if (val > (int32_t)max) - { - return max; - } - else if (val < 0) - { - return 0U; - } - } - return (uint32_t)val; -} - -#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ - - -#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) -/** - \brief Load-Acquire (8 bit) - \details Executes a LDAB instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); - return ((uint8_t) result); -} - - -/** - \brief Load-Acquire (16 bit) - \details Executes a LDAH instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); - return ((uint16_t) result); -} - - -/** - \brief Load-Acquire (32 bit) - \details Executes a LDA instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) -{ - uint32_t result; - - __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); - return(result); -} - - -/** - \brief Store-Release (8 bit) - \details Executes a STLB instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) -{ - __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief Store-Release (16 bit) - \details Executes a STLH instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) -{ - __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief Store-Release (32 bit) - \details Executes a STL instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) -{ - __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief Load-Acquire Exclusive (8 bit) - \details Executes a LDAB exclusive instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -#define __LDAEXB (uint8_t)__builtin_arm_ldaex - - -/** - \brief Load-Acquire Exclusive (16 bit) - \details Executes a LDAH exclusive instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -#define __LDAEXH (uint16_t)__builtin_arm_ldaex - - -/** - \brief Load-Acquire Exclusive (32 bit) - \details Executes a LDA exclusive instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -#define __LDAEX (uint32_t)__builtin_arm_ldaex - - -/** - \brief Store-Release Exclusive (8 bit) - \details Executes a STLB exclusive instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#define __STLEXB (uint32_t)__builtin_arm_stlex - - -/** - \brief Store-Release Exclusive (16 bit) - \details Executes a STLH exclusive instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#define __STLEXH (uint32_t)__builtin_arm_stlex - - -/** - \brief Store-Release Exclusive (32 bit) - \details Executes a STL exclusive instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -#define __STLEX (uint32_t)__builtin_arm_stlex - -#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ - -/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ - - -/* ################### Compiler specific Intrinsics ########################### */ -/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics - Access to dedicated SIMD instructions - @{ -*/ - -#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) - -__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - - -__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - - -__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -#define __SSAT16(ARG1,ARG2) \ -({ \ - int32_t __RES, __ARG1 = (ARG1); \ - __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ - __RES; \ - }) - -#define __USAT16(ARG1,ARG2) \ -({ \ - uint32_t __RES, __ARG1 = (ARG1); \ - __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ - __RES; \ - }) - -__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) -{ - uint32_t result; - - __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) -{ - uint32_t result; - - __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) -{ - union llreg_u{ - uint32_t w32[2]; - uint64_t w64; - } llr; - llr.w64 = acc; - -#ifndef __ARMEB__ /* Little endian */ - __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); -#else /* Big endian */ - __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); -#endif - - return(llr.w64); -} - -__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) -{ - union llreg_u{ - uint32_t w32[2]; - uint64_t w64; - } llr; - llr.w64 = acc; - -#ifndef __ARMEB__ /* Little endian */ - __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); -#else /* Big endian */ - __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); -#endif - - return(llr.w64); -} - -__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) -{ - union llreg_u{ - uint32_t w32[2]; - uint64_t w64; - } llr; - llr.w64 = acc; - -#ifndef __ARMEB__ /* Little endian */ - __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); -#else /* Big endian */ - __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); -#endif - - return(llr.w64); -} - -__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) -{ - union llreg_u{ - uint32_t w32[2]; - uint64_t w64; - } llr; - llr.w64 = acc; - -#ifndef __ARMEB__ /* Little endian */ - __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); -#else /* Big endian */ - __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); -#endif - - return(llr.w64); -} - -__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) -{ - int32_t result; - - __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) -{ - int32_t result; - - __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -#if 0 -#define __PKHBT(ARG1,ARG2,ARG3) \ -({ \ - uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ - __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ - __RES; \ - }) - -#define __PKHTB(ARG1,ARG2,ARG3) \ -({ \ - uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ - if (ARG3 == 0) \ - __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ - else \ - __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ - __RES; \ - }) -#endif - -#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ - ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) - -#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ - ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) - -__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) -{ - int32_t result; - - __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -#endif /* (__ARM_FEATURE_DSP == 1) */ -/*@} end of group CMSIS_SIMD_intrinsics */ - - -#endif /* __CMSIS_ARMCLANG_H */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_compiler.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_compiler.h deleted file mode 100644 index 94212eb..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_compiler.h +++ /dev/null @@ -1,266 +0,0 @@ -/**************************************************************************//** - * @file cmsis_compiler.h - * @brief CMSIS compiler generic header file - * @version V5.0.4 - * @date 10. January 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#ifndef __CMSIS_COMPILER_H -#define __CMSIS_COMPILER_H - -#include - -/* - * Arm Compiler 4/5 - */ -#if defined ( __CC_ARM ) - #include "cmsis_armcc.h" - - -/* - * Arm Compiler 6 (armclang) - */ -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #include "cmsis_armclang.h" - - -/* - * GNU Compiler - */ -#elif defined ( __GNUC__ ) - #include "cmsis_gcc.h" - - -/* - * IAR Compiler - */ -#elif defined ( __ICCARM__ ) - #include - - -/* - * TI Arm Compiler - */ -#elif defined ( __TI_ARM__ ) - #include - - #ifndef __ASM - #define __ASM __asm - #endif - #ifndef __INLINE - #define __INLINE inline - #endif - #ifndef __STATIC_INLINE - #define __STATIC_INLINE static inline - #endif - #ifndef __STATIC_FORCEINLINE - #define __STATIC_FORCEINLINE __STATIC_INLINE - #endif - #ifndef __NO_RETURN - #define __NO_RETURN __attribute__((noreturn)) - #endif - #ifndef __USED - #define __USED __attribute__((used)) - #endif - #ifndef __WEAK - #define __WEAK __attribute__((weak)) - #endif - #ifndef __PACKED - #define __PACKED __attribute__((packed)) - #endif - #ifndef __PACKED_STRUCT - #define __PACKED_STRUCT struct __attribute__((packed)) - #endif - #ifndef __PACKED_UNION - #define __PACKED_UNION union __attribute__((packed)) - #endif - #ifndef __UNALIGNED_UINT32 /* deprecated */ - struct __attribute__((packed)) T_UINT32 { uint32_t v; }; - #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) - #endif - #ifndef __UNALIGNED_UINT16_WRITE - __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; - #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val)) - #endif - #ifndef __UNALIGNED_UINT16_READ - __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; - #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) - #endif - #ifndef __UNALIGNED_UINT32_WRITE - __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; - #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) - #endif - #ifndef __UNALIGNED_UINT32_READ - __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; - #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) - #endif - #ifndef __ALIGNED - #define __ALIGNED(x) __attribute__((aligned(x))) - #endif - #ifndef __RESTRICT - #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. - #define __RESTRICT - #endif - - -/* - * TASKING Compiler - */ -#elif defined ( __TASKING__ ) - /* - * The CMSIS functions have been implemented as intrinsics in the compiler. - * Please use "carm -?i" to get an up to date list of all intrinsics, - * Including the CMSIS ones. - */ - - #ifndef __ASM - #define __ASM __asm - #endif - #ifndef __INLINE - #define __INLINE inline - #endif - #ifndef __STATIC_INLINE - #define __STATIC_INLINE static inline - #endif - #ifndef __STATIC_FORCEINLINE - #define __STATIC_FORCEINLINE __STATIC_INLINE - #endif - #ifndef __NO_RETURN - #define __NO_RETURN __attribute__((noreturn)) - #endif - #ifndef __USED - #define __USED __attribute__((used)) - #endif - #ifndef __WEAK - #define __WEAK __attribute__((weak)) - #endif - #ifndef __PACKED - #define __PACKED __packed__ - #endif - #ifndef __PACKED_STRUCT - #define __PACKED_STRUCT struct __packed__ - #endif - #ifndef __PACKED_UNION - #define __PACKED_UNION union __packed__ - #endif - #ifndef __UNALIGNED_UINT32 /* deprecated */ - struct __packed__ T_UINT32 { uint32_t v; }; - #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) - #endif - #ifndef __UNALIGNED_UINT16_WRITE - __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; - #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) - #endif - #ifndef __UNALIGNED_UINT16_READ - __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; - #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) - #endif - #ifndef __UNALIGNED_UINT32_WRITE - __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; - #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) - #endif - #ifndef __UNALIGNED_UINT32_READ - __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; - #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) - #endif - #ifndef __ALIGNED - #define __ALIGNED(x) __align(x) - #endif - #ifndef __RESTRICT - #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. - #define __RESTRICT - #endif - - -/* - * COSMIC Compiler - */ -#elif defined ( __CSMC__ ) - #include - - #ifndef __ASM - #define __ASM _asm - #endif - #ifndef __INLINE - #define __INLINE inline - #endif - #ifndef __STATIC_INLINE - #define __STATIC_INLINE static inline - #endif - #ifndef __STATIC_FORCEINLINE - #define __STATIC_FORCEINLINE __STATIC_INLINE - #endif - #ifndef __NO_RETURN - // NO RETURN is automatically detected hence no warning here - #define __NO_RETURN - #endif - #ifndef __USED - #warning No compiler specific solution for __USED. __USED is ignored. - #define __USED - #endif - #ifndef __WEAK - #define __WEAK __weak - #endif - #ifndef __PACKED - #define __PACKED @packed - #endif - #ifndef __PACKED_STRUCT - #define __PACKED_STRUCT @packed struct - #endif - #ifndef __PACKED_UNION - #define __PACKED_UNION @packed union - #endif - #ifndef __UNALIGNED_UINT32 /* deprecated */ - @packed struct T_UINT32 { uint32_t v; }; - #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) - #endif - #ifndef __UNALIGNED_UINT16_WRITE - __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; - #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) - #endif - #ifndef __UNALIGNED_UINT16_READ - __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; - #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) - #endif - #ifndef __UNALIGNED_UINT32_WRITE - __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; - #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) - #endif - #ifndef __UNALIGNED_UINT32_READ - __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; - #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) - #endif - #ifndef __ALIGNED - #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored. - #define __ALIGNED(x) - #endif - #ifndef __RESTRICT - #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. - #define __RESTRICT - #endif - - -#else - #error Unknown compiler. -#endif - - -#endif /* __CMSIS_COMPILER_H */ - diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_gcc.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_gcc.h deleted file mode 100644 index 2d9db15..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_gcc.h +++ /dev/null @@ -1,2085 +0,0 @@ -/**************************************************************************//** - * @file cmsis_gcc.h - * @brief CMSIS compiler GCC header file - * @version V5.0.4 - * @date 09. April 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#ifndef __CMSIS_GCC_H -#define __CMSIS_GCC_H - -/* ignore some GCC warnings */ -#pragma GCC diagnostic push -#pragma GCC diagnostic ignored "-Wsign-conversion" -#pragma GCC diagnostic ignored "-Wconversion" -#pragma GCC diagnostic ignored "-Wunused-parameter" - -/* Fallback for __has_builtin */ -#ifndef __has_builtin - #define __has_builtin(x) (0) -#endif - -/* CMSIS compiler specific defines */ -#ifndef __ASM - #define __ASM __asm -#endif -#ifndef __INLINE - #define __INLINE inline -#endif -#ifndef __STATIC_INLINE - #define __STATIC_INLINE static inline -#endif -#ifndef __STATIC_FORCEINLINE - #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline -#endif -#ifndef __NO_RETURN - #define __NO_RETURN __attribute__((__noreturn__)) -#endif -#ifndef __USED - #define __USED __attribute__((used)) -#endif -#ifndef __WEAK - #define __WEAK __attribute__((weak)) -#endif -#ifndef __PACKED - #define __PACKED __attribute__((packed, aligned(1))) -#endif -#ifndef __PACKED_STRUCT - #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) -#endif -#ifndef __PACKED_UNION - #define __PACKED_UNION union __attribute__((packed, aligned(1))) -#endif -#ifndef __UNALIGNED_UINT32 /* deprecated */ - #pragma GCC diagnostic push - #pragma GCC diagnostic ignored "-Wpacked" - #pragma GCC diagnostic ignored "-Wattributes" - struct __attribute__((packed)) T_UINT32 { uint32_t v; }; - #pragma GCC diagnostic pop - #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) -#endif -#ifndef __UNALIGNED_UINT16_WRITE - #pragma GCC diagnostic push - #pragma GCC diagnostic ignored "-Wpacked" - #pragma GCC diagnostic ignored "-Wattributes" - __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; - #pragma GCC diagnostic pop - #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) -#endif -#ifndef __UNALIGNED_UINT16_READ - #pragma GCC diagnostic push - #pragma GCC diagnostic ignored "-Wpacked" - #pragma GCC diagnostic ignored "-Wattributes" - __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; - #pragma GCC diagnostic pop - #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) -#endif -#ifndef __UNALIGNED_UINT32_WRITE - #pragma GCC diagnostic push - #pragma GCC diagnostic ignored "-Wpacked" - #pragma GCC diagnostic ignored "-Wattributes" - __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; - #pragma GCC diagnostic pop - #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) -#endif -#ifndef __UNALIGNED_UINT32_READ - #pragma GCC diagnostic push - #pragma GCC diagnostic ignored "-Wpacked" - #pragma GCC diagnostic ignored "-Wattributes" - __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; - #pragma GCC diagnostic pop - #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) -#endif -#ifndef __ALIGNED - #define __ALIGNED(x) __attribute__((aligned(x))) -#endif -#ifndef __RESTRICT - #define __RESTRICT __restrict -#endif - - -/* ########################### Core Function Access ########################### */ -/** \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions - @{ - */ - -/** - \brief Enable IRQ Interrupts - \details Enables IRQ interrupts by clearing the I-bit in the CPSR. - Can only be executed in Privileged modes. - */ -__STATIC_FORCEINLINE void __enable_irq(void) -{ - __ASM volatile ("cpsie i" : : : "memory"); -} - - -/** - \brief Disable IRQ Interrupts - \details Disables IRQ interrupts by setting the I-bit in the CPSR. - Can only be executed in Privileged modes. - */ -__STATIC_FORCEINLINE void __disable_irq(void) -{ - __ASM volatile ("cpsid i" : : : "memory"); -} - - -/** - \brief Get Control Register - \details Returns the content of the Control Register. - \return Control Register value - */ -__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, control" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Control Register (non-secure) - \details Returns the content of the non-secure Control Register when in secure mode. - \return non-secure Control Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Control Register - \details Writes the given value to the Control Register. - \param [in] control Control Register value to set - */ -__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) -{ - __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Control Register (non-secure) - \details Writes the given value to the non-secure Control Register when in secure state. - \param [in] control Control Register value to set - */ -__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) -{ - __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); -} -#endif - - -/** - \brief Get IPSR Register - \details Returns the content of the IPSR Register. - \return IPSR Register value - */ -__STATIC_FORCEINLINE uint32_t __get_IPSR(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); - return(result); -} - - -/** - \brief Get APSR Register - \details Returns the content of the APSR Register. - \return APSR Register value - */ -__STATIC_FORCEINLINE uint32_t __get_APSR(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, apsr" : "=r" (result) ); - return(result); -} - - -/** - \brief Get xPSR Register - \details Returns the content of the xPSR Register. - \return xPSR Register value - */ -__STATIC_FORCEINLINE uint32_t __get_xPSR(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); - return(result); -} - - -/** - \brief Get Process Stack Pointer - \details Returns the current value of the Process Stack Pointer (PSP). - \return PSP Register value - */ -__STATIC_FORCEINLINE uint32_t __get_PSP(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, psp" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Process Stack Pointer (non-secure) - \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. - \return PSP Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Process Stack Pointer - \details Assigns the given value to the Process Stack Pointer (PSP). - \param [in] topOfProcStack Process Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) -{ - __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Process Stack Pointer (non-secure) - \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. - \param [in] topOfProcStack Process Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) -{ - __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); -} -#endif - - -/** - \brief Get Main Stack Pointer - \details Returns the current value of the Main Stack Pointer (MSP). - \return MSP Register value - */ -__STATIC_FORCEINLINE uint32_t __get_MSP(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, msp" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Main Stack Pointer (non-secure) - \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. - \return MSP Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Main Stack Pointer - \details Assigns the given value to the Main Stack Pointer (MSP). - \param [in] topOfMainStack Main Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) -{ - __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Main Stack Pointer (non-secure) - \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. - \param [in] topOfMainStack Main Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) -{ - __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); -} -#endif - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Stack Pointer (non-secure) - \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. - \return SP Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); - return(result); -} - - -/** - \brief Set Stack Pointer (non-secure) - \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. - \param [in] topOfStack Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) -{ - __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); -} -#endif - - -/** - \brief Get Priority Mask - \details Returns the current state of the priority mask bit from the Priority Mask Register. - \return Priority Mask value - */ -__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory"); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Priority Mask (non-secure) - \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. - \return Priority Mask value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory"); - return(result); -} -#endif - - -/** - \brief Set Priority Mask - \details Assigns the given value to the Priority Mask Register. - \param [in] priMask Priority Mask - */ -__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) -{ - __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Priority Mask (non-secure) - \details Assigns the given value to the non-secure Priority Mask Register when in secure state. - \param [in] priMask Priority Mask - */ -__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) -{ - __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); -} -#endif - - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) -/** - \brief Enable FIQ - \details Enables FIQ interrupts by clearing the F-bit in the CPSR. - Can only be executed in Privileged modes. - */ -__STATIC_FORCEINLINE void __enable_fault_irq(void) -{ - __ASM volatile ("cpsie f" : : : "memory"); -} - - -/** - \brief Disable FIQ - \details Disables FIQ interrupts by setting the F-bit in the CPSR. - Can only be executed in Privileged modes. - */ -__STATIC_FORCEINLINE void __disable_fault_irq(void) -{ - __ASM volatile ("cpsid f" : : : "memory"); -} - - -/** - \brief Get Base Priority - \details Returns the current value of the Base Priority register. - \return Base Priority register value - */ -__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, basepri" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Base Priority (non-secure) - \details Returns the current value of the non-secure Base Priority register when in secure state. - \return Base Priority register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Base Priority - \details Assigns the given value to the Base Priority register. - \param [in] basePri Base Priority value to set - */ -__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) -{ - __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Base Priority (non-secure) - \details Assigns the given value to the non-secure Base Priority register when in secure state. - \param [in] basePri Base Priority value to set - */ -__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) -{ - __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); -} -#endif - - -/** - \brief Set Base Priority with condition - \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, - or the new value increases the BASEPRI priority level. - \param [in] basePri Base Priority value to set - */ -__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) -{ - __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); -} - - -/** - \brief Get Fault Mask - \details Returns the current value of the Fault Mask register. - \return Fault Mask register value - */ -__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); - return(result); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Fault Mask (non-secure) - \details Returns the current value of the non-secure Fault Mask register when in secure state. - \return Fault Mask register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) -{ - uint32_t result; - - __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); - return(result); -} -#endif - - -/** - \brief Set Fault Mask - \details Assigns the given value to the Fault Mask register. - \param [in] faultMask Fault Mask value to set - */ -__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) -{ - __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Fault Mask (non-secure) - \details Assigns the given value to the non-secure Fault Mask register when in secure state. - \param [in] faultMask Fault Mask value to set - */ -__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) -{ - __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); -} -#endif - -#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ - - -#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) - -/** - \brief Get Process Stack Pointer Limit - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence zero is returned always in non-secure - mode. - - \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). - \return PSPLIM Register value - */ -__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - return 0U; -#else - uint32_t result; - __ASM volatile ("MRS %0, psplim" : "=r" (result) ); - return result; -#endif -} - -#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Process Stack Pointer Limit (non-secure) - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence zero is returned always. - - \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. - \return PSPLIM Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - return 0U; -#else - uint32_t result; - __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); - return result; -#endif -} -#endif - - -/** - \brief Set Process Stack Pointer Limit - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence the write is silently ignored in non-secure - mode. - - \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). - \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set - */ -__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - (void)ProcStackPtrLimit; -#else - __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); -#endif -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Process Stack Pointer (non-secure) - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence the write is silently ignored. - - \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. - \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set - */ -__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - (void)ProcStackPtrLimit; -#else - __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); -#endif -} -#endif - - -/** - \brief Get Main Stack Pointer Limit - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence zero is returned always in non-secure - mode. - - \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). - \return MSPLIM Register value - */ -__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - return 0U; -#else - uint32_t result; - __ASM volatile ("MRS %0, msplim" : "=r" (result) ); - return result; -#endif -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Get Main Stack Pointer Limit (non-secure) - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence zero is returned always. - - \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. - \return MSPLIM Register value - */ -__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - return 0U; -#else - uint32_t result; - __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); - return result; -#endif -} -#endif - - -/** - \brief Set Main Stack Pointer Limit - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence the write is silently ignored in non-secure - mode. - - \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). - \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set - */ -__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - (void)MainStackPtrLimit; -#else - __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); -#endif -} - - -#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) -/** - \brief Set Main Stack Pointer Limit (non-secure) - Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure - Stack Pointer Limit register hence the write is silently ignored. - - \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. - \param [in] MainStackPtrLimit Main Stack Pointer value to set - */ -__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) -{ -#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - (void)MainStackPtrLimit; -#else - __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); -#endif -} -#endif - -#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ - - -/** - \brief Get FPSCR - \details Returns the current value of the Floating Point Status/Control register. - \return Floating Point Status/Control register value - */ -__STATIC_FORCEINLINE uint32_t __get_FPSCR(void) -{ -#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) -#if __has_builtin(__builtin_arm_get_fpscr) -// Re-enable using built-in when GCC has been fixed -// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) - /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ - return __builtin_arm_get_fpscr(); -#else - uint32_t result; - - __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); - return(result); -#endif -#else - return(0U); -#endif -} - - -/** - \brief Set FPSCR - \details Assigns the given value to the Floating Point Status/Control register. - \param [in] fpscr Floating Point Status/Control value to set - */ -__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr) -{ -#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) -#if __has_builtin(__builtin_arm_set_fpscr) -// Re-enable using built-in when GCC has been fixed -// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) - /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ - __builtin_arm_set_fpscr(fpscr); -#else - __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory"); -#endif -#else - (void)fpscr; -#endif -} - - -/*@} end of CMSIS_Core_RegAccFunctions */ - - -/* ########################## Core Instruction Access ######################### */ -/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface - Access to dedicated instructions - @{ -*/ - -/* Define macros for porting to both thumb1 and thumb2. - * For thumb1, use low register (r0-r7), specified by constraint "l" - * Otherwise, use general registers, specified by constraint "r" */ -#if defined (__thumb__) && !defined (__thumb2__) -#define __CMSIS_GCC_OUT_REG(r) "=l" (r) -#define __CMSIS_GCC_RW_REG(r) "+l" (r) -#define __CMSIS_GCC_USE_REG(r) "l" (r) -#else -#define __CMSIS_GCC_OUT_REG(r) "=r" (r) -#define __CMSIS_GCC_RW_REG(r) "+r" (r) -#define __CMSIS_GCC_USE_REG(r) "r" (r) -#endif - -/** - \brief No Operation - \details No Operation does nothing. This instruction can be used for code alignment purposes. - */ -#define __NOP() __ASM volatile ("nop") - -/** - \brief Wait For Interrupt - \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. - */ -#define __WFI() __ASM volatile ("wfi") - - -/** - \brief Wait For Event - \details Wait For Event is a hint instruction that permits the processor to enter - a low-power state until one of a number of events occurs. - */ -#define __WFE() __ASM volatile ("wfe") - - -/** - \brief Send Event - \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. - */ -#define __SEV() __ASM volatile ("sev") - - -/** - \brief Instruction Synchronization Barrier - \details Instruction Synchronization Barrier flushes the pipeline in the processor, - so that all instructions following the ISB are fetched from cache or memory, - after the instruction has been completed. - */ -__STATIC_FORCEINLINE void __ISB(void) -{ - __ASM volatile ("isb 0xF":::"memory"); -} - - -/** - \brief Data Synchronization Barrier - \details Acts as a special kind of Data Memory Barrier. - It completes when all explicit memory accesses before this instruction complete. - */ -__STATIC_FORCEINLINE void __DSB(void) -{ - __ASM volatile ("dsb 0xF":::"memory"); -} - - -/** - \brief Data Memory Barrier - \details Ensures the apparent order of the explicit memory operations before - and after the instruction, without ensuring their completion. - */ -__STATIC_FORCEINLINE void __DMB(void) -{ - __ASM volatile ("dmb 0xF":::"memory"); -} - - -/** - \brief Reverse byte order (32 bit) - \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. - \param [in] value Value to reverse - \return Reversed value - */ -__STATIC_FORCEINLINE uint32_t __REV(uint32_t value) -{ -#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) - return __builtin_bswap32(value); -#else - uint32_t result; - - __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); - return result; -#endif -} - - -/** - \brief Reverse byte order (16 bit) - \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. - \param [in] value Value to reverse - \return Reversed value - */ -__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value) -{ - uint32_t result; - - __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); - return result; -} - - -/** - \brief Reverse byte order (16 bit) - \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. - \param [in] value Value to reverse - \return Reversed value - */ -__STATIC_FORCEINLINE int16_t __REVSH(int16_t value) -{ -#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) - return (int16_t)__builtin_bswap16(value); -#else - int16_t result; - - __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); - return result; -#endif -} - - -/** - \brief Rotate Right in unsigned value (32 bit) - \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. - \param [in] op1 Value to rotate - \param [in] op2 Number of Bits to rotate - \return Rotated value - */ -__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) -{ - op2 %= 32U; - if (op2 == 0U) - { - return op1; - } - return (op1 >> op2) | (op1 << (32U - op2)); -} - - -/** - \brief Breakpoint - \details Causes the processor to enter Debug state. - Debug tools can use this to investigate system state when the instruction at a particular address is reached. - \param [in] value is ignored by the processor. - If required, a debugger can use it to store additional information about the breakpoint. - */ -#define __BKPT(value) __ASM volatile ("bkpt "#value) - - -/** - \brief Reverse bit order of value - \details Reverses the bit order of the given value. - \param [in] value Value to reverse - \return Reversed value - */ -__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value) -{ - uint32_t result; - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) - __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); -#else - uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ - - result = value; /* r will be reversed bits of v; first get LSB of v */ - for (value >>= 1U; value != 0U; value >>= 1U) - { - result <<= 1U; - result |= value & 1U; - s--; - } - result <<= s; /* shift when v's highest bits are zero */ -#endif - return result; -} - - -/** - \brief Count leading zeros - \details Counts the number of leading zeros of a data value. - \param [in] value Value to count the leading zeros - \return number of leading zeros in value - */ -#define __CLZ (uint8_t)__builtin_clz - - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) -/** - \brief LDR Exclusive (8 bit) - \details Executes a exclusive LDR instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr) -{ - uint32_t result; - -#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) - __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); -#else - /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not - accepted by assembler. So has to use following less efficient pattern. - */ - __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); -#endif - return ((uint8_t) result); /* Add explicit type cast here */ -} - - -/** - \brief LDR Exclusive (16 bit) - \details Executes a exclusive LDR instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr) -{ - uint32_t result; - -#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) - __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); -#else - /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not - accepted by assembler. So has to use following less efficient pattern. - */ - __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); -#endif - return ((uint16_t) result); /* Add explicit type cast here */ -} - - -/** - \brief LDR Exclusive (32 bit) - \details Executes a exclusive LDR instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) -{ - uint32_t result; - - __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); - return(result); -} - - -/** - \brief STR Exclusive (8 bit) - \details Executes a exclusive STR instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) -{ - uint32_t result; - - __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); - return(result); -} - - -/** - \brief STR Exclusive (16 bit) - \details Executes a exclusive STR instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) -{ - uint32_t result; - - __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); - return(result); -} - - -/** - \brief STR Exclusive (32 bit) - \details Executes a exclusive STR instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) -{ - uint32_t result; - - __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); - return(result); -} - - -/** - \brief Remove the exclusive lock - \details Removes the exclusive lock which is created by LDREX. - */ -__STATIC_FORCEINLINE void __CLREX(void) -{ - __ASM volatile ("clrex" ::: "memory"); -} - -#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ - - -#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) -/** - \brief Signed Saturate - \details Saturates a signed value. - \param [in] ARG1 Value to be saturated - \param [in] ARG2 Bit position to saturate to (1..32) - \return Saturated value - */ -#define __SSAT(ARG1,ARG2) \ -__extension__ \ -({ \ - int32_t __RES, __ARG1 = (ARG1); \ - __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ - __RES; \ - }) - - -/** - \brief Unsigned Saturate - \details Saturates an unsigned value. - \param [in] ARG1 Value to be saturated - \param [in] ARG2 Bit position to saturate to (0..31) - \return Saturated value - */ -#define __USAT(ARG1,ARG2) \ - __extension__ \ -({ \ - uint32_t __RES, __ARG1 = (ARG1); \ - __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ - __RES; \ - }) - - -/** - \brief Rotate Right with Extend (32 bit) - \details Moves each bit of a bitstring right by one bit. - The carry input is shifted in at the left end of the bitstring. - \param [in] value Value to rotate - \return Rotated value - */ -__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) -{ - uint32_t result; - - __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); - return(result); -} - - -/** - \brief LDRT Unprivileged (8 bit) - \details Executes a Unprivileged LDRT instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) -{ - uint32_t result; - -#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) - __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); -#else - /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not - accepted by assembler. So has to use following less efficient pattern. - */ - __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); -#endif - return ((uint8_t) result); /* Add explicit type cast here */ -} - - -/** - \brief LDRT Unprivileged (16 bit) - \details Executes a Unprivileged LDRT instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) -{ - uint32_t result; - -#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) - __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); -#else - /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not - accepted by assembler. So has to use following less efficient pattern. - */ - __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); -#endif - return ((uint16_t) result); /* Add explicit type cast here */ -} - - -/** - \brief LDRT Unprivileged (32 bit) - \details Executes a Unprivileged LDRT instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); - return(result); -} - - -/** - \brief STRT Unprivileged (8 bit) - \details Executes a Unprivileged STRT instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) -{ - __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief STRT Unprivileged (16 bit) - \details Executes a Unprivileged STRT instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) -{ - __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief STRT Unprivileged (32 bit) - \details Executes a Unprivileged STRT instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) -{ - __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); -} - -#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ - -/** - \brief Signed Saturate - \details Saturates a signed value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (1..32) - \return Saturated value - */ -__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) -{ - if ((sat >= 1U) && (sat <= 32U)) - { - const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); - const int32_t min = -1 - max ; - if (val > max) - { - return max; - } - else if (val < min) - { - return min; - } - } - return val; -} - -/** - \brief Unsigned Saturate - \details Saturates an unsigned value. - \param [in] value Value to be saturated - \param [in] sat Bit position to saturate to (0..31) - \return Saturated value - */ -__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) -{ - if (sat <= 31U) - { - const uint32_t max = ((1U << sat) - 1U); - if (val > (int32_t)max) - { - return max; - } - else if (val < 0) - { - return 0U; - } - } - return (uint32_t)val; -} - -#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ - (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ - (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ - - -#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) -/** - \brief Load-Acquire (8 bit) - \details Executes a LDAB instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); - return ((uint8_t) result); -} - - -/** - \brief Load-Acquire (16 bit) - \details Executes a LDAH instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); - return ((uint16_t) result); -} - - -/** - \brief Load-Acquire (32 bit) - \details Executes a LDA instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) -{ - uint32_t result; - - __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); - return(result); -} - - -/** - \brief Store-Release (8 bit) - \details Executes a STLB instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) -{ - __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief Store-Release (16 bit) - \details Executes a STLH instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) -{ - __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief Store-Release (32 bit) - \details Executes a STL instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - */ -__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) -{ - __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); -} - - -/** - \brief Load-Acquire Exclusive (8 bit) - \details Executes a LDAB exclusive instruction for 8 bit value. - \param [in] ptr Pointer to data - \return value of type uint8_t at (*ptr) - */ -__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) ); - return ((uint8_t) result); -} - - -/** - \brief Load-Acquire Exclusive (16 bit) - \details Executes a LDAH exclusive instruction for 16 bit values. - \param [in] ptr Pointer to data - \return value of type uint16_t at (*ptr) - */ -__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) ); - return ((uint16_t) result); -} - - -/** - \brief Load-Acquire Exclusive (32 bit) - \details Executes a LDA exclusive instruction for 32 bit values. - \param [in] ptr Pointer to data - \return value of type uint32_t at (*ptr) - */ -__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr) -{ - uint32_t result; - - __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) ); - return(result); -} - - -/** - \brief Store-Release Exclusive (8 bit) - \details Executes a STLB exclusive instruction for 8 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) -{ - uint32_t result; - - __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); - return(result); -} - - -/** - \brief Store-Release Exclusive (16 bit) - \details Executes a STLH exclusive instruction for 16 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) -{ - uint32_t result; - - __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); - return(result); -} - - -/** - \brief Store-Release Exclusive (32 bit) - \details Executes a STL exclusive instruction for 32 bit values. - \param [in] value Value to store - \param [in] ptr Pointer to location - \return 0 Function succeeded - \return 1 Function failed - */ -__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) -{ - uint32_t result; - - __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); - return(result); -} - -#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ - -/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ - - -/* ################### Compiler specific Intrinsics ########################### */ -/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics - Access to dedicated SIMD instructions - @{ -*/ - -#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) - -__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - - -__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - - -__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -#define __SSAT16(ARG1,ARG2) \ -({ \ - int32_t __RES, __ARG1 = (ARG1); \ - __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ - __RES; \ - }) - -#define __USAT16(ARG1,ARG2) \ -({ \ - uint32_t __RES, __ARG1 = (ARG1); \ - __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ - __RES; \ - }) - -__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) -{ - uint32_t result; - - __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) -{ - uint32_t result; - - __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) -{ - union llreg_u{ - uint32_t w32[2]; - uint64_t w64; - } llr; - llr.w64 = acc; - -#ifndef __ARMEB__ /* Little endian */ - __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); -#else /* Big endian */ - __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); -#endif - - return(llr.w64); -} - -__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) -{ - union llreg_u{ - uint32_t w32[2]; - uint64_t w64; - } llr; - llr.w64 = acc; - -#ifndef __ARMEB__ /* Little endian */ - __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); -#else /* Big endian */ - __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); -#endif - - return(llr.w64); -} - -__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) -{ - uint32_t result; - - __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) -{ - union llreg_u{ - uint32_t w32[2]; - uint64_t w64; - } llr; - llr.w64 = acc; - -#ifndef __ARMEB__ /* Little endian */ - __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); -#else /* Big endian */ - __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); -#endif - - return(llr.w64); -} - -__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) -{ - union llreg_u{ - uint32_t w32[2]; - uint64_t w64; - } llr; - llr.w64 = acc; - -#ifndef __ARMEB__ /* Little endian */ - __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); -#else /* Big endian */ - __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); -#endif - - return(llr.w64); -} - -__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) -{ - uint32_t result; - - __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) -{ - int32_t result; - - __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) -{ - int32_t result; - - __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); - return(result); -} - -#if 0 -#define __PKHBT(ARG1,ARG2,ARG3) \ -({ \ - uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ - __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ - __RES; \ - }) - -#define __PKHTB(ARG1,ARG2,ARG3) \ -({ \ - uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ - if (ARG3 == 0) \ - __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ - else \ - __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ - __RES; \ - }) -#endif - -#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ - ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) - -#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ - ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) - -__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) -{ - int32_t result; - - __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); - return(result); -} - -#endif /* (__ARM_FEATURE_DSP == 1) */ -/*@} end of group CMSIS_SIMD_intrinsics */ - - -#pragma GCC diagnostic pop - -#endif /* __CMSIS_GCC_H */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_iccarm.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_iccarm.h deleted file mode 100644 index 11c4af0..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_iccarm.h +++ /dev/null @@ -1,935 +0,0 @@ -/**************************************************************************//** - * @file cmsis_iccarm.h - * @brief CMSIS compiler ICCARM (IAR Compiler for Arm) header file - * @version V5.0.7 - * @date 19. June 2018 - ******************************************************************************/ - -//------------------------------------------------------------------------------ -// -// Copyright (c) 2017-2018 IAR Systems -// -// Licensed under the Apache License, Version 2.0 (the "License") -// you may not use this file except in compliance with the License. -// You may obtain a copy of the License at -// http://www.apache.org/licenses/LICENSE-2.0 -// -// Unless required by applicable law or agreed to in writing, software -// distributed under the License is distributed on an "AS IS" BASIS, -// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -// See the License for the specific language governing permissions and -// limitations under the License. -// -//------------------------------------------------------------------------------ - - -#ifndef __CMSIS_ICCARM_H__ -#define __CMSIS_ICCARM_H__ - -#ifndef __ICCARM__ - #error This file should only be compiled by ICCARM -#endif - -#pragma system_include - -#define __IAR_FT _Pragma("inline=forced") __intrinsic - -#if (__VER__ >= 8000000) - #define __ICCARM_V8 1 -#else - #define __ICCARM_V8 0 -#endif - -#ifndef __ALIGNED - #if __ICCARM_V8 - #define __ALIGNED(x) __attribute__((aligned(x))) - #elif (__VER__ >= 7080000) - /* Needs IAR language extensions */ - #define __ALIGNED(x) __attribute__((aligned(x))) - #else - #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored. - #define __ALIGNED(x) - #endif -#endif - - -/* Define compiler macros for CPU architecture, used in CMSIS 5. - */ -#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__ -/* Macros already defined */ -#else - #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__) - #define __ARM_ARCH_8M_MAIN__ 1 - #elif defined(__ARM8M_BASELINE__) - #define __ARM_ARCH_8M_BASE__ 1 - #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M' - #if __ARM_ARCH == 6 - #define __ARM_ARCH_6M__ 1 - #elif __ARM_ARCH == 7 - #if __ARM_FEATURE_DSP - #define __ARM_ARCH_7EM__ 1 - #else - #define __ARM_ARCH_7M__ 1 - #endif - #endif /* __ARM_ARCH */ - #endif /* __ARM_ARCH_PROFILE == 'M' */ -#endif - -/* Alternativ core deduction for older ICCARM's */ -#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \ - !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__) - #if defined(__ARM6M__) && (__CORE__ == __ARM6M__) - #define __ARM_ARCH_6M__ 1 - #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__) - #define __ARM_ARCH_7M__ 1 - #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__) - #define __ARM_ARCH_7EM__ 1 - #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__) - #define __ARM_ARCH_8M_BASE__ 1 - #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__) - #define __ARM_ARCH_8M_MAIN__ 1 - #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__) - #define __ARM_ARCH_8M_MAIN__ 1 - #else - #error "Unknown target." - #endif -#endif - - - -#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1 - #define __IAR_M0_FAMILY 1 -#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1 - #define __IAR_M0_FAMILY 1 -#else - #define __IAR_M0_FAMILY 0 -#endif - - -#ifndef __ASM - #define __ASM __asm -#endif - -#ifndef __INLINE - #define __INLINE inline -#endif - -#ifndef __NO_RETURN - #if __ICCARM_V8 - #define __NO_RETURN __attribute__((__noreturn__)) - #else - #define __NO_RETURN _Pragma("object_attribute=__noreturn") - #endif -#endif - -#ifndef __PACKED - #if __ICCARM_V8 - #define __PACKED __attribute__((packed, aligned(1))) - #else - /* Needs IAR language extensions */ - #define __PACKED __packed - #endif -#endif - -#ifndef __PACKED_STRUCT - #if __ICCARM_V8 - #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) - #else - /* Needs IAR language extensions */ - #define __PACKED_STRUCT __packed struct - #endif -#endif - -#ifndef __PACKED_UNION - #if __ICCARM_V8 - #define __PACKED_UNION union __attribute__((packed, aligned(1))) - #else - /* Needs IAR language extensions */ - #define __PACKED_UNION __packed union - #endif -#endif - -#ifndef __RESTRICT - #define __RESTRICT __restrict -#endif - -#ifndef __STATIC_INLINE - #define __STATIC_INLINE static inline -#endif - -#ifndef __FORCEINLINE - #define __FORCEINLINE _Pragma("inline=forced") -#endif - -#ifndef __STATIC_FORCEINLINE - #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE -#endif - -#ifndef __UNALIGNED_UINT16_READ -#pragma language=save -#pragma language=extended -__IAR_FT uint16_t __iar_uint16_read(void const *ptr) -{ - return *(__packed uint16_t*)(ptr); -} -#pragma language=restore -#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR) -#endif - - -#ifndef __UNALIGNED_UINT16_WRITE -#pragma language=save -#pragma language=extended -__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val) -{ - *(__packed uint16_t*)(ptr) = val;; -} -#pragma language=restore -#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL) -#endif - -#ifndef __UNALIGNED_UINT32_READ -#pragma language=save -#pragma language=extended -__IAR_FT uint32_t __iar_uint32_read(void const *ptr) -{ - return *(__packed uint32_t*)(ptr); -} -#pragma language=restore -#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR) -#endif - -#ifndef __UNALIGNED_UINT32_WRITE -#pragma language=save -#pragma language=extended -__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val) -{ - *(__packed uint32_t*)(ptr) = val;; -} -#pragma language=restore -#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL) -#endif - -#ifndef __UNALIGNED_UINT32 /* deprecated */ -#pragma language=save -#pragma language=extended -__packed struct __iar_u32 { uint32_t v; }; -#pragma language=restore -#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v) -#endif - -#ifndef __USED - #if __ICCARM_V8 - #define __USED __attribute__((used)) - #else - #define __USED _Pragma("__root") - #endif -#endif - -#ifndef __WEAK - #if __ICCARM_V8 - #define __WEAK __attribute__((weak)) - #else - #define __WEAK _Pragma("__weak") - #endif -#endif - - -#ifndef __ICCARM_INTRINSICS_VERSION__ - #define __ICCARM_INTRINSICS_VERSION__ 0 -#endif - -#if __ICCARM_INTRINSICS_VERSION__ == 2 - - #if defined(__CLZ) - #undef __CLZ - #endif - #if defined(__REVSH) - #undef __REVSH - #endif - #if defined(__RBIT) - #undef __RBIT - #endif - #if defined(__SSAT) - #undef __SSAT - #endif - #if defined(__USAT) - #undef __USAT - #endif - - #include "iccarm_builtin.h" - - #define __disable_fault_irq __iar_builtin_disable_fiq - #define __disable_irq __iar_builtin_disable_interrupt - #define __enable_fault_irq __iar_builtin_enable_fiq - #define __enable_irq __iar_builtin_enable_interrupt - #define __arm_rsr __iar_builtin_rsr - #define __arm_wsr __iar_builtin_wsr - - - #define __get_APSR() (__arm_rsr("APSR")) - #define __get_BASEPRI() (__arm_rsr("BASEPRI")) - #define __get_CONTROL() (__arm_rsr("CONTROL")) - #define __get_FAULTMASK() (__arm_rsr("FAULTMASK")) - - #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) - #define __get_FPSCR() (__arm_rsr("FPSCR")) - #define __set_FPSCR(VALUE) (__arm_wsr("FPSCR", (VALUE))) - #else - #define __get_FPSCR() ( 0 ) - #define __set_FPSCR(VALUE) ((void)VALUE) - #endif - - #define __get_IPSR() (__arm_rsr("IPSR")) - #define __get_MSP() (__arm_rsr("MSP")) - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - #define __get_MSPLIM() (0U) - #else - #define __get_MSPLIM() (__arm_rsr("MSPLIM")) - #endif - #define __get_PRIMASK() (__arm_rsr("PRIMASK")) - #define __get_PSP() (__arm_rsr("PSP")) - - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - #define __get_PSPLIM() (0U) - #else - #define __get_PSPLIM() (__arm_rsr("PSPLIM")) - #endif - - #define __get_xPSR() (__arm_rsr("xPSR")) - - #define __set_BASEPRI(VALUE) (__arm_wsr("BASEPRI", (VALUE))) - #define __set_BASEPRI_MAX(VALUE) (__arm_wsr("BASEPRI_MAX", (VALUE))) - #define __set_CONTROL(VALUE) (__arm_wsr("CONTROL", (VALUE))) - #define __set_FAULTMASK(VALUE) (__arm_wsr("FAULTMASK", (VALUE))) - #define __set_MSP(VALUE) (__arm_wsr("MSP", (VALUE))) - - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - #define __set_MSPLIM(VALUE) ((void)(VALUE)) - #else - #define __set_MSPLIM(VALUE) (__arm_wsr("MSPLIM", (VALUE))) - #endif - #define __set_PRIMASK(VALUE) (__arm_wsr("PRIMASK", (VALUE))) - #define __set_PSP(VALUE) (__arm_wsr("PSP", (VALUE))) - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - #define __set_PSPLIM(VALUE) ((void)(VALUE)) - #else - #define __set_PSPLIM(VALUE) (__arm_wsr("PSPLIM", (VALUE))) - #endif - - #define __TZ_get_CONTROL_NS() (__arm_rsr("CONTROL_NS")) - #define __TZ_set_CONTROL_NS(VALUE) (__arm_wsr("CONTROL_NS", (VALUE))) - #define __TZ_get_PSP_NS() (__arm_rsr("PSP_NS")) - #define __TZ_set_PSP_NS(VALUE) (__arm_wsr("PSP_NS", (VALUE))) - #define __TZ_get_MSP_NS() (__arm_rsr("MSP_NS")) - #define __TZ_set_MSP_NS(VALUE) (__arm_wsr("MSP_NS", (VALUE))) - #define __TZ_get_SP_NS() (__arm_rsr("SP_NS")) - #define __TZ_set_SP_NS(VALUE) (__arm_wsr("SP_NS", (VALUE))) - #define __TZ_get_PRIMASK_NS() (__arm_rsr("PRIMASK_NS")) - #define __TZ_set_PRIMASK_NS(VALUE) (__arm_wsr("PRIMASK_NS", (VALUE))) - #define __TZ_get_BASEPRI_NS() (__arm_rsr("BASEPRI_NS")) - #define __TZ_set_BASEPRI_NS(VALUE) (__arm_wsr("BASEPRI_NS", (VALUE))) - #define __TZ_get_FAULTMASK_NS() (__arm_rsr("FAULTMASK_NS")) - #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE))) - - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - #define __TZ_get_PSPLIM_NS() (0U) - #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE)) - #else - #define __TZ_get_PSPLIM_NS() (__arm_rsr("PSPLIM_NS")) - #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE))) - #endif - - #define __TZ_get_MSPLIM_NS() (__arm_rsr("MSPLIM_NS")) - #define __TZ_set_MSPLIM_NS(VALUE) (__arm_wsr("MSPLIM_NS", (VALUE))) - - #define __NOP __iar_builtin_no_operation - - #define __CLZ __iar_builtin_CLZ - #define __CLREX __iar_builtin_CLREX - - #define __DMB __iar_builtin_DMB - #define __DSB __iar_builtin_DSB - #define __ISB __iar_builtin_ISB - - #define __LDREXB __iar_builtin_LDREXB - #define __LDREXH __iar_builtin_LDREXH - #define __LDREXW __iar_builtin_LDREX - - #define __RBIT __iar_builtin_RBIT - #define __REV __iar_builtin_REV - #define __REV16 __iar_builtin_REV16 - - __IAR_FT int16_t __REVSH(int16_t val) - { - return (int16_t) __iar_builtin_REVSH(val); - } - - #define __ROR __iar_builtin_ROR - #define __RRX __iar_builtin_RRX - - #define __SEV __iar_builtin_SEV - - #if !__IAR_M0_FAMILY - #define __SSAT __iar_builtin_SSAT - #endif - - #define __STREXB __iar_builtin_STREXB - #define __STREXH __iar_builtin_STREXH - #define __STREXW __iar_builtin_STREX - - #if !__IAR_M0_FAMILY - #define __USAT __iar_builtin_USAT - #endif - - #define __WFE __iar_builtin_WFE - #define __WFI __iar_builtin_WFI - - #if __ARM_MEDIA__ - #define __SADD8 __iar_builtin_SADD8 - #define __QADD8 __iar_builtin_QADD8 - #define __SHADD8 __iar_builtin_SHADD8 - #define __UADD8 __iar_builtin_UADD8 - #define __UQADD8 __iar_builtin_UQADD8 - #define __UHADD8 __iar_builtin_UHADD8 - #define __SSUB8 __iar_builtin_SSUB8 - #define __QSUB8 __iar_builtin_QSUB8 - #define __SHSUB8 __iar_builtin_SHSUB8 - #define __USUB8 __iar_builtin_USUB8 - #define __UQSUB8 __iar_builtin_UQSUB8 - #define __UHSUB8 __iar_builtin_UHSUB8 - #define __SADD16 __iar_builtin_SADD16 - #define __QADD16 __iar_builtin_QADD16 - #define __SHADD16 __iar_builtin_SHADD16 - #define __UADD16 __iar_builtin_UADD16 - #define __UQADD16 __iar_builtin_UQADD16 - #define __UHADD16 __iar_builtin_UHADD16 - #define __SSUB16 __iar_builtin_SSUB16 - #define __QSUB16 __iar_builtin_QSUB16 - #define __SHSUB16 __iar_builtin_SHSUB16 - #define __USUB16 __iar_builtin_USUB16 - #define __UQSUB16 __iar_builtin_UQSUB16 - #define __UHSUB16 __iar_builtin_UHSUB16 - #define __SASX __iar_builtin_SASX - #define __QASX __iar_builtin_QASX - #define __SHASX __iar_builtin_SHASX - #define __UASX __iar_builtin_UASX - #define __UQASX __iar_builtin_UQASX - #define __UHASX __iar_builtin_UHASX - #define __SSAX __iar_builtin_SSAX - #define __QSAX __iar_builtin_QSAX - #define __SHSAX __iar_builtin_SHSAX - #define __USAX __iar_builtin_USAX - #define __UQSAX __iar_builtin_UQSAX - #define __UHSAX __iar_builtin_UHSAX - #define __USAD8 __iar_builtin_USAD8 - #define __USADA8 __iar_builtin_USADA8 - #define __SSAT16 __iar_builtin_SSAT16 - #define __USAT16 __iar_builtin_USAT16 - #define __UXTB16 __iar_builtin_UXTB16 - #define __UXTAB16 __iar_builtin_UXTAB16 - #define __SXTB16 __iar_builtin_SXTB16 - #define __SXTAB16 __iar_builtin_SXTAB16 - #define __SMUAD __iar_builtin_SMUAD - #define __SMUADX __iar_builtin_SMUADX - #define __SMMLA __iar_builtin_SMMLA - #define __SMLAD __iar_builtin_SMLAD - #define __SMLADX __iar_builtin_SMLADX - #define __SMLALD __iar_builtin_SMLALD - #define __SMLALDX __iar_builtin_SMLALDX - #define __SMUSD __iar_builtin_SMUSD - #define __SMUSDX __iar_builtin_SMUSDX - #define __SMLSD __iar_builtin_SMLSD - #define __SMLSDX __iar_builtin_SMLSDX - #define __SMLSLD __iar_builtin_SMLSLD - #define __SMLSLDX __iar_builtin_SMLSLDX - #define __SEL __iar_builtin_SEL - #define __QADD __iar_builtin_QADD - #define __QSUB __iar_builtin_QSUB - #define __PKHBT __iar_builtin_PKHBT - #define __PKHTB __iar_builtin_PKHTB - #endif - -#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */ - - #if __IAR_M0_FAMILY - /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ - #define __CLZ __cmsis_iar_clz_not_active - #define __SSAT __cmsis_iar_ssat_not_active - #define __USAT __cmsis_iar_usat_not_active - #define __RBIT __cmsis_iar_rbit_not_active - #define __get_APSR __cmsis_iar_get_APSR_not_active - #endif - - - #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) - #define __get_FPSCR __cmsis_iar_get_FPSR_not_active - #define __set_FPSCR __cmsis_iar_set_FPSR_not_active - #endif - - #ifdef __INTRINSICS_INCLUDED - #error intrinsics.h is already included previously! - #endif - - #include - - #if __IAR_M0_FAMILY - /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ - #undef __CLZ - #undef __SSAT - #undef __USAT - #undef __RBIT - #undef __get_APSR - - __STATIC_INLINE uint8_t __CLZ(uint32_t data) - { - if (data == 0U) { return 32U; } - - uint32_t count = 0U; - uint32_t mask = 0x80000000U; - - while ((data & mask) == 0U) - { - count += 1U; - mask = mask >> 1U; - } - return count; - } - - __STATIC_INLINE uint32_t __RBIT(uint32_t v) - { - uint8_t sc = 31U; - uint32_t r = v; - for (v >>= 1U; v; v >>= 1U) - { - r <<= 1U; - r |= v & 1U; - sc--; - } - return (r << sc); - } - - __STATIC_INLINE uint32_t __get_APSR(void) - { - uint32_t res; - __asm("MRS %0,APSR" : "=r" (res)); - return res; - } - - #endif - - #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ - (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) - #undef __get_FPSCR - #undef __set_FPSCR - #define __get_FPSCR() (0) - #define __set_FPSCR(VALUE) ((void)VALUE) - #endif - - #pragma diag_suppress=Pe940 - #pragma diag_suppress=Pe177 - - #define __enable_irq __enable_interrupt - #define __disable_irq __disable_interrupt - #define __NOP __no_operation - - #define __get_xPSR __get_PSR - - #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0) - - __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr) - { - return __LDREX((unsigned long *)ptr); - } - - __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr) - { - return __STREX(value, (unsigned long *)ptr); - } - #endif - - - /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ - #if (__CORTEX_M >= 0x03) - - __IAR_FT uint32_t __RRX(uint32_t value) - { - uint32_t result; - __ASM("RRX %0, %1" : "=r"(result) : "r" (value) : "cc"); - return(result); - } - - __IAR_FT void __set_BASEPRI_MAX(uint32_t value) - { - __asm volatile("MSR BASEPRI_MAX,%0"::"r" (value)); - } - - - #define __enable_fault_irq __enable_fiq - #define __disable_fault_irq __disable_fiq - - - #endif /* (__CORTEX_M >= 0x03) */ - - __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2) - { - return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2)); - } - - #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) - - __IAR_FT uint32_t __get_MSPLIM(void) - { - uint32_t res; - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - res = 0U; - #else - __asm volatile("MRS %0,MSPLIM" : "=r" (res)); - #endif - return res; - } - - __IAR_FT void __set_MSPLIM(uint32_t value) - { - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure MSPLIM is RAZ/WI - (void)value; - #else - __asm volatile("MSR MSPLIM,%0" :: "r" (value)); - #endif - } - - __IAR_FT uint32_t __get_PSPLIM(void) - { - uint32_t res; - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - res = 0U; - #else - __asm volatile("MRS %0,PSPLIM" : "=r" (res)); - #endif - return res; - } - - __IAR_FT void __set_PSPLIM(uint32_t value) - { - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - (void)value; - #else - __asm volatile("MSR PSPLIM,%0" :: "r" (value)); - #endif - } - - __IAR_FT uint32_t __TZ_get_CONTROL_NS(void) - { - uint32_t res; - __asm volatile("MRS %0,CONTROL_NS" : "=r" (res)); - return res; - } - - __IAR_FT void __TZ_set_CONTROL_NS(uint32_t value) - { - __asm volatile("MSR CONTROL_NS,%0" :: "r" (value)); - } - - __IAR_FT uint32_t __TZ_get_PSP_NS(void) - { - uint32_t res; - __asm volatile("MRS %0,PSP_NS" : "=r" (res)); - return res; - } - - __IAR_FT void __TZ_set_PSP_NS(uint32_t value) - { - __asm volatile("MSR PSP_NS,%0" :: "r" (value)); - } - - __IAR_FT uint32_t __TZ_get_MSP_NS(void) - { - uint32_t res; - __asm volatile("MRS %0,MSP_NS" : "=r" (res)); - return res; - } - - __IAR_FT void __TZ_set_MSP_NS(uint32_t value) - { - __asm volatile("MSR MSP_NS,%0" :: "r" (value)); - } - - __IAR_FT uint32_t __TZ_get_SP_NS(void) - { - uint32_t res; - __asm volatile("MRS %0,SP_NS" : "=r" (res)); - return res; - } - __IAR_FT void __TZ_set_SP_NS(uint32_t value) - { - __asm volatile("MSR SP_NS,%0" :: "r" (value)); - } - - __IAR_FT uint32_t __TZ_get_PRIMASK_NS(void) - { - uint32_t res; - __asm volatile("MRS %0,PRIMASK_NS" : "=r" (res)); - return res; - } - - __IAR_FT void __TZ_set_PRIMASK_NS(uint32_t value) - { - __asm volatile("MSR PRIMASK_NS,%0" :: "r" (value)); - } - - __IAR_FT uint32_t __TZ_get_BASEPRI_NS(void) - { - uint32_t res; - __asm volatile("MRS %0,BASEPRI_NS" : "=r" (res)); - return res; - } - - __IAR_FT void __TZ_set_BASEPRI_NS(uint32_t value) - { - __asm volatile("MSR BASEPRI_NS,%0" :: "r" (value)); - } - - __IAR_FT uint32_t __TZ_get_FAULTMASK_NS(void) - { - uint32_t res; - __asm volatile("MRS %0,FAULTMASK_NS" : "=r" (res)); - return res; - } - - __IAR_FT void __TZ_set_FAULTMASK_NS(uint32_t value) - { - __asm volatile("MSR FAULTMASK_NS,%0" :: "r" (value)); - } - - __IAR_FT uint32_t __TZ_get_PSPLIM_NS(void) - { - uint32_t res; - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - res = 0U; - #else - __asm volatile("MRS %0,PSPLIM_NS" : "=r" (res)); - #endif - return res; - } - - __IAR_FT void __TZ_set_PSPLIM_NS(uint32_t value) - { - #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ - (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) - // without main extensions, the non-secure PSPLIM is RAZ/WI - (void)value; - #else - __asm volatile("MSR PSPLIM_NS,%0" :: "r" (value)); - #endif - } - - __IAR_FT uint32_t __TZ_get_MSPLIM_NS(void) - { - uint32_t res; - __asm volatile("MRS %0,MSPLIM_NS" : "=r" (res)); - return res; - } - - __IAR_FT void __TZ_set_MSPLIM_NS(uint32_t value) - { - __asm volatile("MSR MSPLIM_NS,%0" :: "r" (value)); - } - - #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ - -#endif /* __ICCARM_INTRINSICS_VERSION__ == 2 */ - -#define __BKPT(value) __asm volatile ("BKPT %0" : : "i"(value)) - -#if __IAR_M0_FAMILY - __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) - { - if ((sat >= 1U) && (sat <= 32U)) - { - const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); - const int32_t min = -1 - max ; - if (val > max) - { - return max; - } - else if (val < min) - { - return min; - } - } - return val; - } - - __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) - { - if (sat <= 31U) - { - const uint32_t max = ((1U << sat) - 1U); - if (val > (int32_t)max) - { - return max; - } - else if (val < 0) - { - return 0U; - } - } - return (uint32_t)val; - } -#endif - -#if (__CORTEX_M >= 0x03) /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ - - __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr) - { - uint32_t res; - __ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); - return ((uint8_t)res); - } - - __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr) - { - uint32_t res; - __ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); - return ((uint16_t)res); - } - - __IAR_FT uint32_t __LDRT(volatile uint32_t *addr) - { - uint32_t res; - __ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); - return res; - } - - __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr) - { - __ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); - } - - __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr) - { - __ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); - } - - __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr) - { - __ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory"); - } - -#endif /* (__CORTEX_M >= 0x03) */ - -#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ - (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) - - - __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr) - { - uint32_t res; - __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); - return ((uint8_t)res); - } - - __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr) - { - uint32_t res; - __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); - return ((uint16_t)res); - } - - __IAR_FT uint32_t __LDA(volatile uint32_t *ptr) - { - uint32_t res; - __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); - return res; - } - - __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr) - { - __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); - } - - __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr) - { - __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); - } - - __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr) - { - __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); - } - - __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr) - { - uint32_t res; - __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); - return ((uint8_t)res); - } - - __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr) - { - uint32_t res; - __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); - return ((uint16_t)res); - } - - __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr) - { - uint32_t res; - __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); - return res; - } - - __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) - { - uint32_t res; - __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); - return res; - } - - __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) - { - uint32_t res; - __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); - return res; - } - - __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) - { - uint32_t res; - __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); - return res; - } - -#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ - -#undef __IAR_FT -#undef __IAR_M0_FAMILY -#undef __ICCARM_V8 - -#pragma diag_default=Pe940 -#pragma diag_default=Pe177 - -#endif /* __CMSIS_ICCARM_H__ */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_version.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_version.h deleted file mode 100644 index 660f612..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/cmsis_version.h +++ /dev/null @@ -1,39 +0,0 @@ -/**************************************************************************//** - * @file cmsis_version.h - * @brief CMSIS Core(M) Version definitions - * @version V5.0.2 - * @date 19. April 2017 - ******************************************************************************/ -/* - * Copyright (c) 2009-2017 ARM Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CMSIS_VERSION_H -#define __CMSIS_VERSION_H - -/* CMSIS Version definitions */ -#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */ -#define __CM_CMSIS_VERSION_SUB ( 1U) /*!< [15:0] CMSIS Core(M) sub version */ -#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \ - __CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */ -#endif diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_armv8mbl.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_armv8mbl.h deleted file mode 100644 index 251e4ed..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_armv8mbl.h +++ /dev/null @@ -1,1918 +0,0 @@ -/**************************************************************************//** - * @file core_armv8mbl.h - * @brief CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File - * @version V5.0.7 - * @date 22. June 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_ARMV8MBL_H_GENERIC -#define __CORE_ARMV8MBL_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_ARMv8MBL - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS definitions */ -#define __ARMv8MBL_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __ARMv8MBL_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __ARMv8MBL_CMSIS_VERSION ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \ - __ARMv8MBL_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M ( 2U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - This core does not support an FPU at all -*/ -#define __FPU_USED 0U - -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_ARMV8MBL_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_ARMV8MBL_H_DEPENDANT -#define __CORE_ARMV8MBL_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __ARMv8MBL_REV - #define __ARMv8MBL_REV 0x0000U - #warning "__ARMv8MBL_REV not defined in device header file; using default!" - #endif - - #ifndef __FPU_PRESENT - #define __FPU_PRESENT 0U - #warning "__FPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __SAUREGION_PRESENT - #define __SAUREGION_PRESENT 0U - #warning "__SAUREGION_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __VTOR_PRESENT - #define __VTOR_PRESENT 0U - #warning "__VTOR_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 2U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif - - #ifndef __ETM_PRESENT - #define __ETM_PRESENT 0U - #warning "__ETM_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __MTB_PRESENT - #define __MTB_PRESENT 0U - #warning "__MTB_PRESENT not defined in device header file; using default!" - #endif - -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group ARMv8MBL */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core Debug Register - - Core MPU Register - - Core SAU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ - uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[16U]; - __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[16U]; - __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[16U]; - __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[16U]; - __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ - uint32_t RESERVED4[16U]; - __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ - uint32_t RESERVED5[16U]; - __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ -} NVIC_Type; - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ -#else - uint32_t RESERVED0; -#endif - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - uint32_t RESERVED1; - __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ -#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ - -#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ -#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ - -#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ -#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ -#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ -#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) -/* SCB Vector Table Offset Register Definitions */ -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ -#endif - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ -#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ - -#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ -#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ - -#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ -#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ -#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ -#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ - -#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ -#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ - -#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ -#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ - -#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ -#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ - -#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ -#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ - -#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ -#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ -#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ -#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ - -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ -#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ - -#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ -#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ - -#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ -#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ - -#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ -#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ - -#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ -#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) - \brief Type definitions for the Data Watchpoint and Trace (DWT) - @{ - */ - -/** - \brief Structure type to access the Data Watchpoint and Trace Register (DWT). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ - uint32_t RESERVED0[6U]; - __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ - __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ - uint32_t RESERVED1[1U]; - __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ - uint32_t RESERVED2[1U]; - __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ - uint32_t RESERVED3[1U]; - __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ - uint32_t RESERVED4[1U]; - __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ - uint32_t RESERVED5[1U]; - __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ - uint32_t RESERVED6[1U]; - __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ - uint32_t RESERVED7[1U]; - __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ - uint32_t RESERVED8[1U]; - __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ - uint32_t RESERVED9[1U]; - __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ - uint32_t RESERVED10[1U]; - __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ - uint32_t RESERVED11[1U]; - __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ - uint32_t RESERVED12[1U]; - __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ - uint32_t RESERVED13[1U]; - __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ - uint32_t RESERVED14[1U]; - __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ - uint32_t RESERVED15[1U]; - __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ - uint32_t RESERVED16[1U]; - __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ - uint32_t RESERVED17[1U]; - __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ - uint32_t RESERVED18[1U]; - __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ - uint32_t RESERVED19[1U]; - __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ - uint32_t RESERVED20[1U]; - __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ - uint32_t RESERVED21[1U]; - __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ - uint32_t RESERVED22[1U]; - __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ - uint32_t RESERVED23[1U]; - __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ - uint32_t RESERVED24[1U]; - __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ - uint32_t RESERVED25[1U]; - __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ - uint32_t RESERVED26[1U]; - __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ - uint32_t RESERVED27[1U]; - __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ - uint32_t RESERVED28[1U]; - __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ - uint32_t RESERVED29[1U]; - __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ - uint32_t RESERVED30[1U]; - __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ - uint32_t RESERVED31[1U]; - __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ -} DWT_Type; - -/* DWT Control Register Definitions */ -#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ -#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ - -#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ -#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ - -#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ -#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ - -#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ -#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ - -#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ -#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ - -/* DWT Comparator Function Register Definitions */ -#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ -#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ - -#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ -#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ - -#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ -#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ - -#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ -#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ - -#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ -#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ - -/*@}*/ /* end of group CMSIS_DWT */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_TPI Trace Port Interface (TPI) - \brief Type definitions for the Trace Port Interface (TPI) - @{ - */ - -/** - \brief Structure type to access the Trace Port Interface Register (TPI). - */ -typedef struct -{ - __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ - __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ - uint32_t RESERVED1[55U]; - __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ - uint32_t RESERVED2[131U]; - __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ - __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ - __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ - uint32_t RESERVED3[809U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ - uint32_t RESERVED4[4U]; - __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ - __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ -} TPI_Type; - -/* TPI Asynchronous Clock Prescaler Register Definitions */ -#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ -#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ - -/* TPI Selected Pin Protocol Register Definitions */ -#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ -#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ - -/* TPI Formatter and Flush Status Register Definitions */ -#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ -#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ - -#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ -#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ - -#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ -#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ - -#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ -#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ - -/* TPI Formatter and Flush Control Register Definitions */ -#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ -#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ - -#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ -#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ - -#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ -#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ - -/* TPI Periodic Synchronization Control Register Definitions */ -#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ -#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ - -/* TPI Software Lock Status Register Definitions */ -#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ -#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ - -#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ -#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ - -#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ -#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ - -/* TPI DEVID Register Definitions */ -#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ -#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ - -#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ -#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ - -#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ -#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ - -#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ -#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ - -/* TPI DEVTYPE Register Definitions */ -#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ -#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ - -#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ -#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ - -/*@}*/ /* end of group CMSIS_TPI */ - - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ - uint32_t RESERVED0[7U]; - union { - __IOM uint32_t MAIR[2]; - struct { - __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ - __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ - }; - }; -} MPU_Type; - -#define MPU_TYPE_RALIASES 1U - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ -#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ - -#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ -#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ - -#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ -#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ - -#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ -#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ - -/* MPU Region Limit Address Register Definitions */ -#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ -#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ - -#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ -#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ - -#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ -#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ - -/* MPU Memory Attribute Indirection Register 0 Definitions */ -#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ -#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ - -#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ -#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ - -#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ -#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ - -#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ -#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ - -/* MPU Memory Attribute Indirection Register 1 Definitions */ -#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ -#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ - -#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ -#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ - -#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ -#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ - -#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ -#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ - -/*@} end of group CMSIS_MPU */ -#endif - - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SAU Security Attribution Unit (SAU) - \brief Type definitions for the Security Attribution Unit (SAU) - @{ - */ - -/** - \brief Structure type to access the Security Attribution Unit (SAU). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ - __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ -#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ - __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ -#endif -} SAU_Type; - -/* SAU Control Register Definitions */ -#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ -#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ - -#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ -#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ - -/* SAU Type Register Definitions */ -#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ -#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ - -#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) -/* SAU Region Number Register Definitions */ -#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ -#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ - -/* SAU Region Base Address Register Definitions */ -#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ -#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ - -/* SAU Region Limit Address Register Definitions */ -#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ -#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ - -#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ -#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ - -#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ -#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ - -#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ - -/*@} end of group CMSIS_SAU */ -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Type definitions for the Core Debug Registers - @{ - */ - -/** - \brief Structure type to access the Core Debug Register (CoreDebug). - */ -typedef struct -{ - __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ - __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ - __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ - __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ - uint32_t RESERVED4[1U]; - __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ - __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ -} CoreDebug_Type; - -/* Debug Halting Control and Status Register Definitions */ -#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ -#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ - -#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ -#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ - -#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ -#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ - -#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ -#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ - -#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ -#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ - -#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ -#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ - -#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ -#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ - -#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ -#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ - -#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ -#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ - -#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ -#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ - -#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ -#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ - -#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ -#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ - -/* Debug Core Register Selector Register Definitions */ -#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ -#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ - -#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ -#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ - -/* Debug Exception and Monitor Control Register */ -#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ -#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ - -#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ -#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ - -#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ -#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ - -/* Debug Authentication Control Register Definitions */ -#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ -#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ - -#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ -#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ - -#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ -#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ - -#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ -#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ - -/* Debug Security Control and Status Register Definitions */ -#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ -#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ - -#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ -#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ - -#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ -#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ - -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ - #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ - #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ - #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ - #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ - #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ - #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ - #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - - - #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ - #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ - #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ - #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ - #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ - #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ - - #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ - #endif - - #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ - #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ - #endif - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ - #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ - #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ - #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ - #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ - - #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ - #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ - #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ - #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ - - #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ - #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ - #endif - -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - #define NVIC_GetActive __NVIC_GetActive - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* Special LR values for Secure/Non-Secure call handling and exception handling */ - -/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ -#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ - -/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ -#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ -#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ -#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ -#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ -#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ -#define EXC_RETURN_SPSEL (0x00000002UL) /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP */ -#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ - -/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ -#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ -#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ -#else -#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ -#endif - - -/* Interrupt Priorities are WORD accessible only under Armv6-M */ -/* The following MACROS handle generation of the register offset and byte masks */ -#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) -#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) -#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) - -#define __NVIC_SetPriorityGrouping(X) (void)(X) -#define __NVIC_GetPriorityGrouping() (0U) - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt - \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief Get Interrupt Target State - \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - \return 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Target State - \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Clear Interrupt Target State - \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } - else - { - SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - If VTOR is not present address 0 must be mapped to SRAM. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - uint32_t *vectors = (uint32_t *)SCB->VTOR; -#else - uint32_t *vectors = (uint32_t *)0x0U; -#endif - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - uint32_t *vectors = (uint32_t *)SCB->VTOR; -#else - uint32_t *vectors = (uint32_t *)0x0U; -#endif - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - SCB_AIRCR_SYSRESETREQ_Msk); - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief Enable Interrupt (non-secure) - \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status (non-secure) - \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt (non-secure) - \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Pending Interrupt (non-secure) - \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt (non-secure) - \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt (non-secure) - \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt (non-secure) - \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Priority (non-secure) - \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every non-secure processor exception. - */ -__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } - else - { - SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } -} - - -/** - \brief Get Interrupt Priority (non-secure) - \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } -} -#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ - -/*@} end of CMSIS_Core_NVICFunctions */ - -/* ########################## MPU functions #################################### */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - -#include "mpu_armv8.h" - -#endif - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - return 0U; /* No FPU */ -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ########################## SAU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SAUFunctions SAU Functions - \brief Functions that configure the SAU. - @{ - */ - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - -/** - \brief Enable SAU - \details Enables the Security Attribution Unit (SAU). - */ -__STATIC_INLINE void TZ_SAU_Enable(void) -{ - SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); -} - - - -/** - \brief Disable SAU - \details Disables the Security Attribution Unit (SAU). - */ -__STATIC_INLINE void TZ_SAU_Disable(void) -{ - SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); -} - -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - -/*@} end of CMSIS_Core_SAUFunctions */ - - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief System Tick Configuration (non-secure) - \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function TZ_SysTick_Config_NS is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - - */ -__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_ARMV8MBL_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_armv8mml.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_armv8mml.h deleted file mode 100644 index 3a3148e..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_armv8mml.h +++ /dev/null @@ -1,2927 +0,0 @@ -/**************************************************************************//** - * @file core_armv8mml.h - * @brief CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File - * @version V5.0.7 - * @date 06. July 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_ARMV8MML_H_GENERIC -#define __CORE_ARMV8MML_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_ARMv8MML - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS Armv8MML definitions */ -#define __ARMv8MML_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __ARMv8MML_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __ARMv8MML_CMSIS_VERSION ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \ - __ARMv8MML_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (81U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. -*/ -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - - #if defined(__ARM_FEATURE_DSP) - #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) - #define __DSP_USED 1U - #else - #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" - #define __DSP_USED 0U - #endif - #else - #define __DSP_USED 0U - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - - #if defined(__ARM_FEATURE_DSP) - #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) - #define __DSP_USED 1U - #else - #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" - #define __DSP_USED 0U - #endif - #else - #define __DSP_USED 0U - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - - #if defined(__ARM_FEATURE_DSP) - #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) - #define __DSP_USED 1U - #else - #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" - #define __DSP_USED 0U - #endif - #else - #define __DSP_USED 0U - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - - #if defined(__ARM_FEATURE_DSP) - #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) - #define __DSP_USED 1U - #else - #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" - #define __DSP_USED 0U - #endif - #else - #define __DSP_USED 0U - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_ARMV8MML_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_ARMV8MML_H_DEPENDANT -#define __CORE_ARMV8MML_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __ARMv8MML_REV - #define __ARMv8MML_REV 0x0000U - #warning "__ARMv8MML_REV not defined in device header file; using default!" - #endif - - #ifndef __FPU_PRESENT - #define __FPU_PRESENT 0U - #warning "__FPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __SAUREGION_PRESENT - #define __SAUREGION_PRESENT 0U - #warning "__SAUREGION_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __DSP_PRESENT - #define __DSP_PRESENT 0U - #warning "__DSP_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 3U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group ARMv8MML */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core Debug Register - - Core MPU Register - - Core SAU Register - - Core FPU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ - uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ - uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - -#define APSR_Q_Pos 27U /*!< APSR: Q Position */ -#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ - -#define APSR_GE_Pos 16U /*!< APSR: GE Position */ -#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ - uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ - uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ -#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ - -#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ -#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ -#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ - uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ - uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ - uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ -#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ - -#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ -#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ - -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[16U]; - __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[16U]; - __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[16U]; - __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[16U]; - __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ - uint32_t RESERVED4[16U]; - __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ - uint32_t RESERVED5[16U]; - __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ - uint32_t RESERVED6[580U]; - __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ -} NVIC_Type; - -/* Software Triggered Interrupt Register Definitions */ -#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ -#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ - __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ - __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ - __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ - __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ - __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ - __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ - __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ - __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ - __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ - __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ - __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ - __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ - __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ - __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ - __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ - __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ - __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ - uint32_t RESERVED3[92U]; - __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ - uint32_t RESERVED4[15U]; - __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ - __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ - __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ - uint32_t RESERVED5[1U]; - __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ - uint32_t RESERVED6[1U]; - __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ - __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ - __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ - __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ - __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ - __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ - __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ - __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ - uint32_t RESERVED7[6U]; - __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ - __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ - __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ - __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ - __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ - uint32_t RESERVED8[1U]; - __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ -#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ - -#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ -#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ - -#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ -#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ -#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ -#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Vector Table Offset Register Definitions */ -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ -#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ - -#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ -#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ - -#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ -#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ - -#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ -#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ -#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ -#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ - -#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ -#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ - -#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ -#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ - -#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ -#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ - -#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ -#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ - -#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ -#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ -#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ -#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ - -#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ -#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ - -#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ -#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ - -#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ -#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ - -#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ -#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ - -#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ -#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ - -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ -#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ - -#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ -#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ - -#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ -#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ - -#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ -#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ - -#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ -#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ - -#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ -#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ - -#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ -#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ - -#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ -#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ - -#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ -#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ - -#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ -#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ - -#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ -#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ - -#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ -#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ - -#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ -#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ - -/* SCB Configurable Fault Status Register Definitions */ -#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ -#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ - -#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ -#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ - -#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ -#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ - -/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ -#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ - -#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ -#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ - -#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ -#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ - -#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ -#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ - -#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ -#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ - -#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ -#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ - -/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ -#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ - -#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ -#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ - -#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ -#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ - -#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ -#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ - -#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ -#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ - -#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ -#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ - -#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ -#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ - -/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ -#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ - -#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ -#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ - -#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ -#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ - -#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ -#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ - -#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ -#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ - -#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ -#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ - -#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ -#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ - -/* SCB Hard Fault Status Register Definitions */ -#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ -#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ - -#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ -#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ - -#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ -#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ - -/* SCB Debug Fault Status Register Definitions */ -#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ -#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ - -#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ -#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ - -#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ -#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ - -#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ -#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ - -#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ -#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ - -/* SCB Non-Secure Access Control Register Definitions */ -#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ -#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ - -#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ -#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ - -#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ -#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ - -/* SCB Cache Level ID Register Definitions */ -#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ -#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ - -#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ -#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ - -/* SCB Cache Type Register Definitions */ -#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ -#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ - -#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ -#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ - -#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ -#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ - -#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ -#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ - -#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ -#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ - -/* SCB Cache Size ID Register Definitions */ -#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ -#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ - -#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ -#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ - -#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ -#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ - -#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ -#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ - -#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ -#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ - -#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ -#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ - -#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ -#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ - -/* SCB Cache Size Selection Register Definitions */ -#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ -#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ - -#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ -#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ - -/* SCB Software Triggered Interrupt Register Definitions */ -#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ -#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ - -/* SCB D-Cache Invalidate by Set-way Register Definitions */ -#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ -#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ - -#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ -#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ - -/* SCB D-Cache Clean by Set-way Register Definitions */ -#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ -#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ - -#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ -#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ - -/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ -#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ -#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ - -#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ -#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ - -/* Instruction Tightly-Coupled Memory Control Register Definitions */ -#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ -#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ - -#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ -#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ - -#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ -#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ - -#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ -#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ - -/* Data Tightly-Coupled Memory Control Register Definitions */ -#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ -#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ - -#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ -#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ - -#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ -#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ - -#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ -#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ - -/* AHBP Control Register Definitions */ -#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ -#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ - -#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ -#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ - -/* L1 Cache Control Register Definitions */ -#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ -#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ - -#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ -#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ - -#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ -#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ - -/* AHBS Control Register Definitions */ -#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ -#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ - -#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ -#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ - -#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ -#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ - -/* Auxiliary Bus Fault Status Register Definitions */ -#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ -#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ - -#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ -#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ - -#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ -#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ - -#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ -#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ - -#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ -#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ - -#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ -#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) - \brief Type definitions for the System Control and ID Register not in the SCB - @{ - */ - -/** - \brief Structure type to access the System Control and ID Register not in the SCB. - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ - __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ - __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ -} SCnSCB_Type; - -/* Interrupt Controller Type Register Definitions */ -#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ -#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_SCnotSCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) - \brief Type definitions for the Instrumentation Trace Macrocell (ITM) - @{ - */ - -/** - \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). - */ -typedef struct -{ - __OM union - { - __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ - __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ - __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ - } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ - uint32_t RESERVED0[864U]; - __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ - uint32_t RESERVED1[15U]; - __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ - uint32_t RESERVED2[15U]; - __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ - uint32_t RESERVED3[29U]; - __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ - __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ - __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ - uint32_t RESERVED4[43U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ - uint32_t RESERVED5[1U]; - __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ - uint32_t RESERVED6[4U]; - __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ - __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ - __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ - __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ - __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ - __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ - __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ - __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ - __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ - __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ - __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ - __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ -} ITM_Type; - -/* ITM Stimulus Port Register Definitions */ -#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ -#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ - -#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ -#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ - -/* ITM Trace Privilege Register Definitions */ -#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ -#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ - -/* ITM Trace Control Register Definitions */ -#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ -#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ - -#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ -#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ - -#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ -#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ - -#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ -#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ - -#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ -#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ - -#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ -#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ - -#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ -#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ - -#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ -#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ - -#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ -#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ - -#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ -#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ - -/* ITM Integration Write Register Definitions */ -#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ -#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ - -/* ITM Integration Read Register Definitions */ -#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ -#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ - -/* ITM Integration Mode Control Register Definitions */ -#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ -#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ - -/* ITM Lock Status Register Definitions */ -#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ -#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ - -#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ -#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ - -#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ -#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ - -/*@}*/ /* end of group CMSIS_ITM */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) - \brief Type definitions for the Data Watchpoint and Trace (DWT) - @{ - */ - -/** - \brief Structure type to access the Data Watchpoint and Trace Register (DWT). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ - __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ - __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ - __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ - __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ - __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ - __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ - __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ - __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ - uint32_t RESERVED1[1U]; - __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ - uint32_t RESERVED2[1U]; - __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ - uint32_t RESERVED3[1U]; - __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ - uint32_t RESERVED4[1U]; - __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ - uint32_t RESERVED5[1U]; - __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ - uint32_t RESERVED6[1U]; - __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ - uint32_t RESERVED7[1U]; - __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ - uint32_t RESERVED8[1U]; - __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ - uint32_t RESERVED9[1U]; - __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ - uint32_t RESERVED10[1U]; - __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ - uint32_t RESERVED11[1U]; - __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ - uint32_t RESERVED12[1U]; - __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ - uint32_t RESERVED13[1U]; - __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ - uint32_t RESERVED14[1U]; - __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ - uint32_t RESERVED15[1U]; - __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ - uint32_t RESERVED16[1U]; - __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ - uint32_t RESERVED17[1U]; - __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ - uint32_t RESERVED18[1U]; - __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ - uint32_t RESERVED19[1U]; - __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ - uint32_t RESERVED20[1U]; - __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ - uint32_t RESERVED21[1U]; - __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ - uint32_t RESERVED22[1U]; - __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ - uint32_t RESERVED23[1U]; - __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ - uint32_t RESERVED24[1U]; - __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ - uint32_t RESERVED25[1U]; - __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ - uint32_t RESERVED26[1U]; - __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ - uint32_t RESERVED27[1U]; - __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ - uint32_t RESERVED28[1U]; - __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ - uint32_t RESERVED29[1U]; - __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ - uint32_t RESERVED30[1U]; - __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ - uint32_t RESERVED31[1U]; - __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ - uint32_t RESERVED32[934U]; - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ - uint32_t RESERVED33[1U]; - __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ -} DWT_Type; - -/* DWT Control Register Definitions */ -#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ -#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ - -#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ -#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ - -#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ -#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ - -#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ -#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ - -#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ -#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ - -#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ -#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ - -#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ -#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ - -#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ -#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ - -#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ -#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ - -#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ -#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ - -#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ -#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ - -#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ -#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ - -#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ -#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ - -#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ -#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ - -#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ -#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ - -#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ -#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ - -#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ -#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ - -#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ -#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ - -#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ -#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ - -/* DWT CPI Count Register Definitions */ -#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ -#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ - -/* DWT Exception Overhead Count Register Definitions */ -#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ -#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ - -/* DWT Sleep Count Register Definitions */ -#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ -#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ - -/* DWT LSU Count Register Definitions */ -#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ -#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ - -/* DWT Folded-instruction Count Register Definitions */ -#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ -#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ - -/* DWT Comparator Function Register Definitions */ -#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ -#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ - -#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ -#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ - -#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ -#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ - -#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ -#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ - -#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ -#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ - -/*@}*/ /* end of group CMSIS_DWT */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_TPI Trace Port Interface (TPI) - \brief Type definitions for the Trace Port Interface (TPI) - @{ - */ - -/** - \brief Structure type to access the Trace Port Interface Register (TPI). - */ -typedef struct -{ - __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ - __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ - uint32_t RESERVED1[55U]; - __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ - uint32_t RESERVED2[131U]; - __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ - __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ - __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ - uint32_t RESERVED3[809U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ - uint32_t RESERVED4[4U]; - __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ - __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ -} TPI_Type; - -/* TPI Asynchronous Clock Prescaler Register Definitions */ -#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ -#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ - -/* TPI Selected Pin Protocol Register Definitions */ -#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ -#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ - -/* TPI Formatter and Flush Status Register Definitions */ -#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ -#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ - -#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ -#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ - -#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ -#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ - -#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ -#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ - -/* TPI Formatter and Flush Control Register Definitions */ -#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ -#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ - -#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ -#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ - -#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ -#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ - -/* TPI Periodic Synchronization Control Register Definitions */ -#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ -#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ - -/* TPI Software Lock Status Register Definitions */ -#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ -#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ - -#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ -#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ - -#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ -#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ - -/* TPI DEVID Register Definitions */ -#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ -#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ - -#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ -#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ - -#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ -#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ - -#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ -#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ - -/* TPI DEVTYPE Register Definitions */ -#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ -#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ - -#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ -#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ - -/*@}*/ /* end of group CMSIS_TPI */ - - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ - __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ - __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ - __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ - __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ - __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ - __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ - uint32_t RESERVED0[1]; - union { - __IOM uint32_t MAIR[2]; - struct { - __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ - __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ - }; - }; -} MPU_Type; - -#define MPU_TYPE_RALIASES 4U - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ -#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ - -#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ -#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ - -#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ -#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ - -#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ -#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ - -/* MPU Region Limit Address Register Definitions */ -#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ -#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ - -#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ -#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ - -#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ -#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ - -/* MPU Memory Attribute Indirection Register 0 Definitions */ -#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ -#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ - -#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ -#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ - -#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ -#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ - -#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ -#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ - -/* MPU Memory Attribute Indirection Register 1 Definitions */ -#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ -#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ - -#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ -#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ - -#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ -#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ - -#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ -#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ - -/*@} end of group CMSIS_MPU */ -#endif - - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SAU Security Attribution Unit (SAU) - \brief Type definitions for the Security Attribution Unit (SAU) - @{ - */ - -/** - \brief Structure type to access the Security Attribution Unit (SAU). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ - __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ -#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ - __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ -#else - uint32_t RESERVED0[3]; -#endif - __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ - __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ -} SAU_Type; - -/* SAU Control Register Definitions */ -#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ -#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ - -#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ -#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ - -/* SAU Type Register Definitions */ -#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ -#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ - -#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) -/* SAU Region Number Register Definitions */ -#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ -#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ - -/* SAU Region Base Address Register Definitions */ -#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ -#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ - -/* SAU Region Limit Address Register Definitions */ -#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ -#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ - -#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ -#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ - -#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ -#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ - -#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ - -/* Secure Fault Status Register Definitions */ -#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ -#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ - -#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ -#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ - -#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ -#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ - -#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ -#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ - -#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ -#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ - -#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ -#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ - -#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ -#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ - -#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ -#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ - -/*@} end of group CMSIS_SAU */ -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_FPU Floating Point Unit (FPU) - \brief Type definitions for the Floating Point Unit (FPU) - @{ - */ - -/** - \brief Structure type to access the Floating Point Unit (FPU). - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ - __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ - __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ - __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ - __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ -} FPU_Type; - -/* Floating-Point Context Control Register Definitions */ -#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ -#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ - -#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ -#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ - -#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ -#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ - -#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ -#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ - -#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ -#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ - -#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ -#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ - -#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ -#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ - -#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ -#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ - -#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ -#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ - -#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ -#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ - -#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ -#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ - -#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ -#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ - -#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ -#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ - -#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ -#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ - -#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ -#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ - -#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ -#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ - -#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ -#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ - -/* Floating-Point Context Address Register Definitions */ -#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ -#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ - -/* Floating-Point Default Status Control Register Definitions */ -#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ -#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ - -#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ -#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ - -#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ -#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ - -#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ -#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ - -/* Media and FP Feature Register 0 Definitions */ -#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ -#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ - -#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ -#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ - -#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ -#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ - -#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ -#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ - -#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ -#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ - -#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ -#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ - -#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ -#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ - -#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ -#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ - -/* Media and FP Feature Register 1 Definitions */ -#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ -#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ - -#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ -#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ - -#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ -#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ - -#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ -#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ - -/*@} end of group CMSIS_FPU */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Type definitions for the Core Debug Registers - @{ - */ - -/** - \brief Structure type to access the Core Debug Register (CoreDebug). - */ -typedef struct -{ - __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ - __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ - __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ - __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ - uint32_t RESERVED4[1U]; - __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ - __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ -} CoreDebug_Type; - -/* Debug Halting Control and Status Register Definitions */ -#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ -#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ - -#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ -#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ - -#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ -#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ - -#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ -#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ - -#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ -#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ - -#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ -#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ - -#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ -#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ - -#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ -#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ - -#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ -#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ - -#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ -#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ - -#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ -#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ - -#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ -#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ - -#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ -#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ - -/* Debug Core Register Selector Register Definitions */ -#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ -#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ - -#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ -#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ - -/* Debug Exception and Monitor Control Register Definitions */ -#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ -#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ - -#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ -#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ - -#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ -#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ - -#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ -#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ - -#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ -#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ - -#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ -#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ - -#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ -#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ - -#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ -#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ - -#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ -#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ - -#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ -#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ - -#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ -#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ - -#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ -#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ - -#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ -#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ - -/* Debug Authentication Control Register Definitions */ -#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ -#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ - -#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ -#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ - -#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ -#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ - -#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ -#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ - -/* Debug Security Control and Status Register Definitions */ -#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ -#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ - -#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ -#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ - -#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ -#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ - -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ - #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ - #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ - #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ - #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ - #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ - #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ - #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ - #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - - #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ - #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ - #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ - #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ - #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ - #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ - #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ - #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ - - #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ - #endif - - #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ - #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ - #endif - - #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ - #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ - #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ - #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ - #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ - #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ - - #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ - #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ - #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ - #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ - #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ - - #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ - #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ - #endif - - #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ - #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ - -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Debug Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - #define NVIC_GetActive __NVIC_GetActive - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* Special LR values for Secure/Non-Secure call handling and exception handling */ - -/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ -#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ - -/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ -#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ -#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ -#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ -#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ -#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ -#define EXC_RETURN_SPSEL (0x00000002UL) /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP */ -#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ - -/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ -#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ -#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ -#else -#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ -#endif - - -/** - \brief Set Priority Grouping - \details Sets the priority grouping field using the required unlock sequence. - The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. - Only values from 0..7 are used. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Priority grouping field. - */ -__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) -{ - uint32_t reg_value; - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - - reg_value = SCB->AIRCR; /* read old register configuration */ - reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - reg_value = (reg_value | - ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ - SCB->AIRCR = reg_value; -} - - -/** - \brief Get Priority Grouping - \details Reads the priority grouping field from the NVIC Interrupt Controller. - \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). - */ -__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) -{ - return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); -} - - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt - \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief Get Interrupt Target State - \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - \return 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Target State - \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Clear Interrupt Target State - \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } - else - { - SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | - SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief Set Priority Grouping (non-secure) - \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. - The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. - Only values from 0..7 are used. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Priority grouping field. - */ -__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) -{ - uint32_t reg_value; - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - - reg_value = SCB_NS->AIRCR; /* read old register configuration */ - reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - reg_value = (reg_value | - ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ - SCB_NS->AIRCR = reg_value; -} - - -/** - \brief Get Priority Grouping (non-secure) - \details Reads the priority grouping field from the non-secure NVIC when in secure state. - \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) -{ - return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); -} - - -/** - \brief Enable Interrupt (non-secure) - \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status (non-secure) - \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt (non-secure) - \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Pending Interrupt (non-secure) - \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt (non-secure) - \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt (non-secure) - \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt (non-secure) - \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Priority (non-secure) - \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every non-secure processor exception. - */ -__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } - else - { - SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } -} - - -/** - \brief Get Interrupt Priority (non-secure) - \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); - } -} -#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ - -/*@} end of CMSIS_Core_NVICFunctions */ - -/* ########################## MPU functions #################################### */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - -#include "mpu_armv8.h" - -#endif - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - uint32_t mvfr0; - - mvfr0 = FPU->MVFR0; - if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) - { - return 2U; /* Double + Single precision FPU */ - } - else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) - { - return 1U; /* Single precision FPU */ - } - else - { - return 0U; /* No FPU */ - } -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ########################## SAU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SAUFunctions SAU Functions - \brief Functions that configure the SAU. - @{ - */ - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - -/** - \brief Enable SAU - \details Enables the Security Attribution Unit (SAU). - */ -__STATIC_INLINE void TZ_SAU_Enable(void) -{ - SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); -} - - - -/** - \brief Disable SAU - \details Disables the Security Attribution Unit (SAU). - */ -__STATIC_INLINE void TZ_SAU_Disable(void) -{ - SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); -} - -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - -/*@} end of CMSIS_Core_SAUFunctions */ - - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief System Tick Configuration (non-secure) - \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function TZ_SysTick_Config_NS is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - - */ -__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - -/* ##################################### Debug In/Output function ########################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_core_DebugFunctions ITM Functions - \brief Functions that access the ITM debug interface. - @{ - */ - -extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ -#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ - - -/** - \brief ITM Send Character - \details Transmits a character via the ITM channel 0, and - \li Just returns when no debugger is connected that has booked the output. - \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. - \param [in] ch Character to transmit. - \returns Character to transmit. - */ -__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) -{ - if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ - ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ - { - while (ITM->PORT[0U].u32 == 0UL) - { - __NOP(); - } - ITM->PORT[0U].u8 = (uint8_t)ch; - } - return (ch); -} - - -/** - \brief ITM Receive Character - \details Inputs a character via the external variable \ref ITM_RxBuffer. - \return Received character. - \return -1 No character pending. - */ -__STATIC_INLINE int32_t ITM_ReceiveChar (void) -{ - int32_t ch = -1; /* no character available */ - - if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) - { - ch = ITM_RxBuffer; - ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ - } - - return (ch); -} - - -/** - \brief ITM Check Character - \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. - \return 0 No character available. - \return 1 Character available. - */ -__STATIC_INLINE int32_t ITM_CheckChar (void) -{ - - if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) - { - return (0); /* no character available */ - } - else - { - return (1); /* character available */ - } -} - -/*@} end of CMSIS_core_DebugFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_ARMV8MML_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm0.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm0.h deleted file mode 100644 index f929bba..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm0.h +++ /dev/null @@ -1,949 +0,0 @@ -/**************************************************************************//** - * @file core_cm0.h - * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File - * @version V5.0.5 - * @date 28. May 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_CM0_H_GENERIC -#define __CORE_CM0_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_M0 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS CM0 definitions */ -#define __CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \ - __CM0_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (0U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - This core does not support an FPU at all -*/ -#define __FPU_USED 0U - -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM0_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_CM0_H_DEPENDANT -#define __CORE_CM0_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __CM0_REV - #define __CM0_REV 0x0000U - #warning "__CM0_REV not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 2U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group Cortex_M0 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t _reserved0:1; /*!< bit: 0 Reserved */ - uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[31U]; - __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[31U]; - __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[31U]; - __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[31U]; - uint32_t RESERVED4[64U]; - __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ -} NVIC_Type; - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - uint32_t RESERVED0; - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - uint32_t RESERVED1; - __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ -#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ -#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. - Therefore they are not covered by the Cortex-M0 header file. - @{ - */ -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ -#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ -#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ -#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ -#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - -#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ -#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ -#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ - - -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ -/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0 */ - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* The following EXC_RETURN values are saved the LR on exception entry */ -#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ -#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ -#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ - - -/* Interrupt Priorities are WORD accessible only under Armv6-M */ -/* The following MACROS handle generation of the register offset and byte masks */ -#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) -#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) -#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) - -#define __NVIC_SetPriorityGrouping(X) (void)(X) -#define __NVIC_GetPriorityGrouping() (0U) - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } - else - { - SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - Address 0 must be mapped to SRAM. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)0x0U; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)0x0U; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - SCB_AIRCR_SYSRESETREQ_Msk); - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -/*@} end of CMSIS_Core_NVICFunctions */ - - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - return 0U; /* No FPU */ -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM0_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm0plus.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm0plus.h deleted file mode 100644 index 424011a..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm0plus.h +++ /dev/null @@ -1,1083 +0,0 @@ -/**************************************************************************//** - * @file core_cm0plus.h - * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File - * @version V5.0.6 - * @date 28. May 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_CM0PLUS_H_GENERIC -#define __CORE_CM0PLUS_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex-M0+ - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS CM0+ definitions */ -#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \ - __CM0PLUS_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (0U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - This core does not support an FPU at all -*/ -#define __FPU_USED 0U - -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM0PLUS_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_CM0PLUS_H_DEPENDANT -#define __CORE_CM0PLUS_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __CM0PLUS_REV - #define __CM0PLUS_REV 0x0000U - #warning "__CM0PLUS_REV not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __VTOR_PRESENT - #define __VTOR_PRESENT 0U - #warning "__VTOR_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 2U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group Cortex-M0+ */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core MPU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[31U]; - __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[31U]; - __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[31U]; - __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[31U]; - uint32_t RESERVED4[64U]; - __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ -} NVIC_Type; - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ -#else - uint32_t RESERVED0; -#endif - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - uint32_t RESERVED1; - __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ -#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) -/* SCB Interrupt Control State Register Definitions */ -#define SCB_VTOR_TBLOFF_Pos 8U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ -#endif - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ -#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ -} MPU_Type; - -#define MPU_TYPE_RALIASES 1U - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ -#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ - -#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ -#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ - -#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ -#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ - -/* MPU Region Attribute and Size Register Definitions */ -#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ -#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ - -#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ -#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ - -#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ -#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ - -#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ -#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ - -#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ -#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ - -#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ -#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ - -#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ -#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ - -#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ -#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ - -#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ -#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ - -#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ -#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ - -/*@} end of group CMSIS_MPU */ -#endif - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. - Therefore they are not covered by the Cortex-M0+ header file. - @{ - */ -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ -#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ -#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ -#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ -#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - -#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ -#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ -#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ -#endif - -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ -/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0+ */ - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* The following EXC_RETURN values are saved the LR on exception entry */ -#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ -#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ -#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ - - -/* Interrupt Priorities are WORD accessible only under Armv6-M */ -/* The following MACROS handle generation of the register offset and byte masks */ -#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) -#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) -#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) - -#define __NVIC_SetPriorityGrouping(X) (void)(X) -#define __NVIC_GetPriorityGrouping() (0U) - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } - else - { - SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - If VTOR is not present address 0 must be mapped to SRAM. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - uint32_t *vectors = (uint32_t *)SCB->VTOR; -#else - uint32_t *vectors = (uint32_t *)0x0U; -#endif - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - uint32_t *vectors = (uint32_t *)SCB->VTOR; -#else - uint32_t *vectors = (uint32_t *)0x0U; -#endif - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; - -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - SCB_AIRCR_SYSRESETREQ_Msk); - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -/*@} end of CMSIS_Core_NVICFunctions */ - -/* ########################## MPU functions #################################### */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - -#include "mpu_armv7.h" - -#endif - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - return 0U; /* No FPU */ -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM0PLUS_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm1.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm1.h deleted file mode 100644 index 0ed678e..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm1.h +++ /dev/null @@ -1,976 +0,0 @@ -/**************************************************************************//** - * @file core_cm1.h - * @brief CMSIS Cortex-M1 Core Peripheral Access Layer Header File - * @version V1.0.0 - * @date 23. July 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_CM1_H_GENERIC -#define __CORE_CM1_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_M1 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS CM1 definitions */ -#define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN << 16U) | \ - __CM1_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (1U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - This core does not support an FPU at all -*/ -#define __FPU_USED 0U - -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM1_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_CM1_H_DEPENDANT -#define __CORE_CM1_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __CM1_REV - #define __CM1_REV 0x0100U - #warning "__CM1_REV not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 2U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group Cortex_M1 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t _reserved0:1; /*!< bit: 0 Reserved */ - uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[31U]; - __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[31U]; - __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[31U]; - __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[31U]; - uint32_t RESERVED4[64U]; - __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ -} NVIC_Type; - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - uint32_t RESERVED0; - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - uint32_t RESERVED1; - __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ -#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ -#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) - \brief Type definitions for the System Control and ID Register not in the SCB - @{ - */ - -/** - \brief Structure type to access the System Control and ID Register not in the SCB. - */ -typedef struct -{ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ -} SCnSCB_Type; - -/* Auxiliary Control Register Definitions */ -#define SCnSCB_ACTLR_ITCMUAEN_Pos 4U /*!< ACTLR: Instruction TCM Upper Alias Enable Position */ -#define SCnSCB_ACTLR_ITCMUAEN_Msk (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos) /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */ - -#define SCnSCB_ACTLR_ITCMLAEN_Pos 3U /*!< ACTLR: Instruction TCM Lower Alias Enable Position */ -#define SCnSCB_ACTLR_ITCMLAEN_Msk (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos) /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */ - -/*@} end of group CMSIS_SCnotSCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. - Therefore they are not covered by the Cortex-M1 header file. - @{ - */ -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ -#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ -#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ -#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ -#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - -#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ -#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ -#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ -#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ - - -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ -/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M1 */ - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* The following EXC_RETURN values are saved the LR on exception entry */ -#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ -#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ -#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ - - -/* Interrupt Priorities are WORD accessible only under Armv6-M */ -/* The following MACROS handle generation of the register offset and byte masks */ -#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) -#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) -#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) - -#define __NVIC_SetPriorityGrouping(X) (void)(X) -#define __NVIC_GetPriorityGrouping() (0U) - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } - else - { - SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - Address 0 must be mapped to SRAM. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)0x0U; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)0x0U; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - SCB_AIRCR_SYSRESETREQ_Msk); - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -/*@} end of CMSIS_Core_NVICFunctions */ - - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - return 0U; /* No FPU */ -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM1_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm23.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm23.h deleted file mode 100644 index acbc5df..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm23.h +++ /dev/null @@ -1,1993 +0,0 @@ -/**************************************************************************//** - * @file core_cm23.h - * @brief CMSIS Cortex-M23 Core Peripheral Access Layer Header File - * @version V5.0.7 - * @date 22. June 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_CM23_H_GENERIC -#define __CORE_CM23_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_M23 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS definitions */ -#define __CM23_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __CM23_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __CM23_CMSIS_VERSION ((__CM23_CMSIS_VERSION_MAIN << 16U) | \ - __CM23_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (23U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - This core does not support an FPU at all -*/ -#define __FPU_USED 0U - -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM23_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_CM23_H_DEPENDANT -#define __CORE_CM23_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __CM23_REV - #define __CM23_REV 0x0000U - #warning "__CM23_REV not defined in device header file; using default!" - #endif - - #ifndef __FPU_PRESENT - #define __FPU_PRESENT 0U - #warning "__FPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __SAUREGION_PRESENT - #define __SAUREGION_PRESENT 0U - #warning "__SAUREGION_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __VTOR_PRESENT - #define __VTOR_PRESENT 0U - #warning "__VTOR_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 2U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif - - #ifndef __ETM_PRESENT - #define __ETM_PRESENT 0U - #warning "__ETM_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __MTB_PRESENT - #define __MTB_PRESENT 0U - #warning "__MTB_PRESENT not defined in device header file; using default!" - #endif - -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group Cortex_M23 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core Debug Register - - Core MPU Register - - Core SAU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ - uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[16U]; - __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[16U]; - __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[16U]; - __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[16U]; - __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ - uint32_t RESERVED4[16U]; - __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ - uint32_t RESERVED5[16U]; - __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ -} NVIC_Type; - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ -#else - uint32_t RESERVED0; -#endif - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - uint32_t RESERVED1; - __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ -#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ - -#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ -#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ - -#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ -#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ -#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ -#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) -/* SCB Vector Table Offset Register Definitions */ -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ -#endif - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ -#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ - -#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ -#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ - -#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ -#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ -#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ -#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ - -#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ -#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ - -#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ -#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ - -#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ -#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ - -#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ -#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ - -#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ -#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ -#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ -#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ - -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ -#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ - -#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ -#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ - -#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ -#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ - -#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ -#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ - -#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ -#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) - \brief Type definitions for the Data Watchpoint and Trace (DWT) - @{ - */ - -/** - \brief Structure type to access the Data Watchpoint and Trace Register (DWT). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ - uint32_t RESERVED0[6U]; - __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ - __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ - uint32_t RESERVED1[1U]; - __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ - uint32_t RESERVED2[1U]; - __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ - uint32_t RESERVED3[1U]; - __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ - uint32_t RESERVED4[1U]; - __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ - uint32_t RESERVED5[1U]; - __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ - uint32_t RESERVED6[1U]; - __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ - uint32_t RESERVED7[1U]; - __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ - uint32_t RESERVED8[1U]; - __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ - uint32_t RESERVED9[1U]; - __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ - uint32_t RESERVED10[1U]; - __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ - uint32_t RESERVED11[1U]; - __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ - uint32_t RESERVED12[1U]; - __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ - uint32_t RESERVED13[1U]; - __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ - uint32_t RESERVED14[1U]; - __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ - uint32_t RESERVED15[1U]; - __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ - uint32_t RESERVED16[1U]; - __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ - uint32_t RESERVED17[1U]; - __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ - uint32_t RESERVED18[1U]; - __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ - uint32_t RESERVED19[1U]; - __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ - uint32_t RESERVED20[1U]; - __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ - uint32_t RESERVED21[1U]; - __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ - uint32_t RESERVED22[1U]; - __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ - uint32_t RESERVED23[1U]; - __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ - uint32_t RESERVED24[1U]; - __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ - uint32_t RESERVED25[1U]; - __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ - uint32_t RESERVED26[1U]; - __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ - uint32_t RESERVED27[1U]; - __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ - uint32_t RESERVED28[1U]; - __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ - uint32_t RESERVED29[1U]; - __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ - uint32_t RESERVED30[1U]; - __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ - uint32_t RESERVED31[1U]; - __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ -} DWT_Type; - -/* DWT Control Register Definitions */ -#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ -#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ - -#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ -#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ - -#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ -#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ - -#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ -#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ - -#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ -#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ - -/* DWT Comparator Function Register Definitions */ -#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ -#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ - -#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ -#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ - -#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ -#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ - -#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ -#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ - -#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ -#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ - -/*@}*/ /* end of group CMSIS_DWT */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_TPI Trace Port Interface (TPI) - \brief Type definitions for the Trace Port Interface (TPI) - @{ - */ - -/** - \brief Structure type to access the Trace Port Interface Register (TPI). - */ -typedef struct -{ - __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ - __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ - uint32_t RESERVED1[55U]; - __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ - uint32_t RESERVED2[131U]; - __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ - __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ - __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ - uint32_t RESERVED3[759U]; - __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ - __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ - __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ - uint32_t RESERVED4[1U]; - __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ - __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ - __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ - uint32_t RESERVED5[39U]; - __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ - __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ - uint32_t RESERVED7[8U]; - __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ - __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ -} TPI_Type; - -/* TPI Asynchronous Clock Prescaler Register Definitions */ -#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ -#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ - -/* TPI Selected Pin Protocol Register Definitions */ -#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ -#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ - -/* TPI Formatter and Flush Status Register Definitions */ -#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ -#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ - -#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ -#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ - -#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ -#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ - -#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ -#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ - -/* TPI Formatter and Flush Control Register Definitions */ -#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ -#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ - -#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ -#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ - -#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ -#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ - -/* TPI TRIGGER Register Definitions */ -#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ -#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ - -/* TPI Integration Test FIFO Test Data 0 Register Definitions */ -#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ -#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ - -#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ -#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ - -#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ -#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ - -#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ -#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ - -#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ -#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ - -#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ -#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ - -#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ -#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ - -/* TPI Integration Test ATB Control Register 2 Register Definitions */ -#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ -#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ - -#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ -#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ - -#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ -#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ - -#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ -#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ - -/* TPI Integration Test FIFO Test Data 1 Register Definitions */ -#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ -#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ - -#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ -#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ - -#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ -#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ - -#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ -#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ - -#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ -#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ - -#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ -#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ - -#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ -#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ - -/* TPI Integration Test ATB Control Register 0 Definitions */ -#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ -#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ - -#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ -#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ - -#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ -#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ - -#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ -#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ - -/* TPI Integration Mode Control Register Definitions */ -#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ -#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ - -/* TPI DEVID Register Definitions */ -#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ -#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ - -#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ -#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ - -#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ -#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ - -#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ -#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ - -#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ -#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ - -/* TPI DEVTYPE Register Definitions */ -#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ -#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ - -#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ -#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ - -/*@}*/ /* end of group CMSIS_TPI */ - - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ - uint32_t RESERVED0[7U]; - union { - __IOM uint32_t MAIR[2]; - struct { - __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ - __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ - }; - }; -} MPU_Type; - -#define MPU_TYPE_RALIASES 1U - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ -#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ - -#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ -#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ - -#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ -#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ - -#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ -#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ - -/* MPU Region Limit Address Register Definitions */ -#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ -#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ - -#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ -#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ - -#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ -#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ - -/* MPU Memory Attribute Indirection Register 0 Definitions */ -#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ -#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ - -#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ -#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ - -#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ -#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ - -#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ -#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ - -/* MPU Memory Attribute Indirection Register 1 Definitions */ -#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ -#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ - -#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ -#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ - -#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ -#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ - -#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ -#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ - -/*@} end of group CMSIS_MPU */ -#endif - - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SAU Security Attribution Unit (SAU) - \brief Type definitions for the Security Attribution Unit (SAU) - @{ - */ - -/** - \brief Structure type to access the Security Attribution Unit (SAU). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ - __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ -#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ - __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ -#endif -} SAU_Type; - -/* SAU Control Register Definitions */ -#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ -#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ - -#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ -#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ - -/* SAU Type Register Definitions */ -#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ -#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ - -#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) -/* SAU Region Number Register Definitions */ -#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ -#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ - -/* SAU Region Base Address Register Definitions */ -#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ -#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ - -/* SAU Region Limit Address Register Definitions */ -#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ -#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ - -#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ -#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ - -#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ -#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ - -#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ - -/*@} end of group CMSIS_SAU */ -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Type definitions for the Core Debug Registers - @{ - */ - -/** - \brief Structure type to access the Core Debug Register (CoreDebug). - */ -typedef struct -{ - __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ - __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ - __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ - __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ - uint32_t RESERVED4[1U]; - __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ - __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ -} CoreDebug_Type; - -/* Debug Halting Control and Status Register Definitions */ -#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ -#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ - -#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ -#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ - -#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ -#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ - -#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ -#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ - -#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ -#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ - -#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ -#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ - -#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ -#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ - -#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ -#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ - -#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ -#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ - -#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ -#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ - -#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ -#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ - -#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ -#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ - -/* Debug Core Register Selector Register Definitions */ -#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ -#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ - -#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ -#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ - -/* Debug Exception and Monitor Control Register */ -#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ -#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ - -#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ -#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ - -#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ -#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ - -/* Debug Authentication Control Register Definitions */ -#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ -#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ - -#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ -#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ - -#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ -#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ - -#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ -#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ - -/* Debug Security Control and Status Register Definitions */ -#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ -#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ - -#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ -#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ - -#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ -#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ - -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ - #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ - #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ - #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ - #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ - #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ - #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ - #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - - - #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ - #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ - #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ - #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ - #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ - #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ - - #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ - #endif - - #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ - #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ - #endif - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ - #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ - #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ - #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ - #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ - - #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ - #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ - #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ - #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ - - #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ - #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ - #endif - -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else -/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for Cortex-M23 */ -/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for Cortex-M23 */ - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - #define NVIC_GetActive __NVIC_GetActive - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* Special LR values for Secure/Non-Secure call handling and exception handling */ - -/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ -#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ - -/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ -#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ -#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ -#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ -#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ -#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ -#define EXC_RETURN_SPSEL (0x00000002UL) /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP */ -#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ - -/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ -#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ -#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ -#else -#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ -#endif - - -/* Interrupt Priorities are WORD accessible only under Armv6-M */ -/* The following MACROS handle generation of the register offset and byte masks */ -#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) -#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) -#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) - -#define __NVIC_SetPriorityGrouping(X) (void)(X) -#define __NVIC_GetPriorityGrouping() (0U) - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt - \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief Get Interrupt Target State - \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - \return 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Target State - \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Clear Interrupt Target State - \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } - else - { - SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - If VTOR is not present address 0 must be mapped to SRAM. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - uint32_t *vectors = (uint32_t *)SCB->VTOR; -#else - uint32_t *vectors = (uint32_t *)0x0U; -#endif - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ -#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) - uint32_t *vectors = (uint32_t *)SCB->VTOR; -#else - uint32_t *vectors = (uint32_t *)0x0U; -#endif - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - SCB_AIRCR_SYSRESETREQ_Msk); - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief Enable Interrupt (non-secure) - \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status (non-secure) - \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt (non-secure) - \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Pending Interrupt (non-secure) - \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt (non-secure) - \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt (non-secure) - \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt (non-secure) - \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Priority (non-secure) - \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every non-secure processor exception. - */ -__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } - else - { - SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } -} - - -/** - \brief Get Interrupt Priority (non-secure) - \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } -} -#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ - -/*@} end of CMSIS_Core_NVICFunctions */ - -/* ########################## MPU functions #################################### */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - -#include "mpu_armv8.h" - -#endif - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - return 0U; /* No FPU */ -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ########################## SAU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SAUFunctions SAU Functions - \brief Functions that configure the SAU. - @{ - */ - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - -/** - \brief Enable SAU - \details Enables the Security Attribution Unit (SAU). - */ -__STATIC_INLINE void TZ_SAU_Enable(void) -{ - SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); -} - - - -/** - \brief Disable SAU - \details Disables the Security Attribution Unit (SAU). - */ -__STATIC_INLINE void TZ_SAU_Disable(void) -{ - SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); -} - -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - -/*@} end of CMSIS_Core_SAUFunctions */ - - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief System Tick Configuration (non-secure) - \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function TZ_SysTick_Config_NS is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - - */ -__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM23_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm3.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm3.h deleted file mode 100644 index 74bff64..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm3.h +++ /dev/null @@ -1,1941 +0,0 @@ -/**************************************************************************//** - * @file core_cm3.h - * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File - * @version V5.0.8 - * @date 04. June 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_CM3_H_GENERIC -#define __CORE_CM3_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_M3 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS CM3 definitions */ -#define __CM3_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __CM3_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | \ - __CM3_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (3U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - This core does not support an FPU at all -*/ -#define __FPU_USED 0U - -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM3_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_CM3_H_DEPENDANT -#define __CORE_CM3_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __CM3_REV - #define __CM3_REV 0x0200U - #warning "__CM3_REV not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 3U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group Cortex_M3 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core Debug Register - - Core MPU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - -#define APSR_Q_Pos 27U /*!< APSR: Q Position */ -#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:1; /*!< bit: 9 Reserved */ - uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ - uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit */ - uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ -#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ - -#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ -#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ -#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[24U]; - __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[24U]; - __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[24U]; - __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[24U]; - __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ - uint32_t RESERVED4[56U]; - __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ - uint32_t RESERVED5[644U]; - __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ -} NVIC_Type; - -/* Software Triggered Interrupt Register Definitions */ -#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ -#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ - __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ - __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ - __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ - __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ - __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ - __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ - __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ - __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ - __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ - __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ - __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ - uint32_t RESERVED0[5U]; - __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ -#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ -#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Vector Table Offset Register Definitions */ -#if defined (__CM3_REV) && (__CM3_REV < 0x0201U) /* core r2p1 */ -#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ -#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ - -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ -#else -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ -#endif - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ -#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ -#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ -#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ - -#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ -#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ - -#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ -#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ -#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ - -#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ -#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ -#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ - -#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ -#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ - -#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ -#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ - -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ -#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ - -#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ -#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ - -#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ -#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ - -#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ -#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ - -#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ -#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ - -#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ -#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ - -#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ -#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ - -#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ -#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ - -#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ -#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ - -#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ -#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ - -/* SCB Configurable Fault Status Register Definitions */ -#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ -#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ - -#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ -#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ - -#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ -#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ - -/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ -#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ - -#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ -#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ - -#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ -#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ - -#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ -#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ - -#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ -#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ - -/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ -#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ - -#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ -#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ - -#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ -#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ - -#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ -#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ - -#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ -#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ - -#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ -#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ - -/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ -#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ - -#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ -#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ - -#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ -#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ - -#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ -#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ - -#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ -#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ - -#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ -#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ - -/* SCB Hard Fault Status Register Definitions */ -#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ -#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ - -#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ -#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ - -#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ -#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ - -/* SCB Debug Fault Status Register Definitions */ -#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ -#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ - -#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ -#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ - -#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ -#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ - -#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ -#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ - -#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ -#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) - \brief Type definitions for the System Control and ID Register not in the SCB - @{ - */ - -/** - \brief Structure type to access the System Control and ID Register not in the SCB. - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ -#if defined (__CM3_REV) && (__CM3_REV >= 0x200U) - __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ -#else - uint32_t RESERVED1[1U]; -#endif -} SCnSCB_Type; - -/* Interrupt Controller Type Register Definitions */ -#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ -#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ - -/* Auxiliary Control Register Definitions */ - -#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ -#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ - -#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ -#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ - -#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ -#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ - -/*@} end of group CMSIS_SCnotSCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) - \brief Type definitions for the Instrumentation Trace Macrocell (ITM) - @{ - */ - -/** - \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). - */ -typedef struct -{ - __OM union - { - __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ - __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ - __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ - } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ - uint32_t RESERVED0[864U]; - __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ - uint32_t RESERVED1[15U]; - __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ - uint32_t RESERVED2[15U]; - __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ - uint32_t RESERVED3[29U]; - __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ - __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ - __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ - uint32_t RESERVED4[43U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ - uint32_t RESERVED5[6U]; - __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ - __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ - __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ - __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ - __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ - __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ - __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ - __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ - __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ - __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ - __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ - __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ -} ITM_Type; - -/* ITM Trace Privilege Register Definitions */ -#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ -#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ - -/* ITM Trace Control Register Definitions */ -#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ -#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ - -#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ -#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ - -#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ -#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ - -#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ -#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ - -#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ -#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ - -#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ -#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ - -#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ -#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ - -#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ -#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ - -#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ -#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ - -/* ITM Integration Write Register Definitions */ -#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ -#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ - -/* ITM Integration Read Register Definitions */ -#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ -#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ - -/* ITM Integration Mode Control Register Definitions */ -#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ -#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ - -/* ITM Lock Status Register Definitions */ -#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ -#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ - -#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ -#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ - -#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ -#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ - -/*@}*/ /* end of group CMSIS_ITM */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) - \brief Type definitions for the Data Watchpoint and Trace (DWT) - @{ - */ - -/** - \brief Structure type to access the Data Watchpoint and Trace Register (DWT). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ - __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ - __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ - __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ - __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ - __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ - __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ - __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ - __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ - __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ - __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ - uint32_t RESERVED0[1U]; - __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ - __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ - __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ - uint32_t RESERVED1[1U]; - __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ - __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ - __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ - uint32_t RESERVED2[1U]; - __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ - __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ - __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ -} DWT_Type; - -/* DWT Control Register Definitions */ -#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ -#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ - -#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ -#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ - -#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ -#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ - -#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ -#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ - -#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ -#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ - -#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ -#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ - -#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ -#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ - -#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ -#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ - -#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ -#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ - -#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ -#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ - -#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ -#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ - -#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ -#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ - -#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ -#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ - -#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ -#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ - -#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ -#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ - -#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ -#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ - -#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ -#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ - -#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ -#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ - -/* DWT CPI Count Register Definitions */ -#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ -#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ - -/* DWT Exception Overhead Count Register Definitions */ -#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ -#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ - -/* DWT Sleep Count Register Definitions */ -#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ -#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ - -/* DWT LSU Count Register Definitions */ -#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ -#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ - -/* DWT Folded-instruction Count Register Definitions */ -#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ -#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ - -/* DWT Comparator Mask Register Definitions */ -#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ -#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ - -/* DWT Comparator Function Register Definitions */ -#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ -#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ - -#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ -#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ - -#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ -#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ - -#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ -#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ - -#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ -#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ - -#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ -#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ - -#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ -#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ - -#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ -#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ - -#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ -#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ - -/*@}*/ /* end of group CMSIS_DWT */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_TPI Trace Port Interface (TPI) - \brief Type definitions for the Trace Port Interface (TPI) - @{ - */ - -/** - \brief Structure type to access the Trace Port Interface Register (TPI). - */ -typedef struct -{ - __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ - __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ - uint32_t RESERVED1[55U]; - __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ - uint32_t RESERVED2[131U]; - __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ - __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ - __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ - uint32_t RESERVED3[759U]; - __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ - __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ - __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ - uint32_t RESERVED4[1U]; - __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ - __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ - __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ - uint32_t RESERVED5[39U]; - __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ - __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ - uint32_t RESERVED7[8U]; - __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ - __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ -} TPI_Type; - -/* TPI Asynchronous Clock Prescaler Register Definitions */ -#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ -#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ - -/* TPI Selected Pin Protocol Register Definitions */ -#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ -#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ - -/* TPI Formatter and Flush Status Register Definitions */ -#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ -#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ - -#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ -#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ - -#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ -#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ - -#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ -#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ - -/* TPI Formatter and Flush Control Register Definitions */ -#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ -#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ - -#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ -#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ - -/* TPI TRIGGER Register Definitions */ -#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ -#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ - -/* TPI Integration ETM Data Register Definitions (FIFO0) */ -#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ -#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ - -#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ -#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ - -#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ -#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ - -#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ -#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ - -#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ -#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ - -#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ -#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ - -#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ -#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ - -/* TPI ITATBCTR2 Register Definitions */ -#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ -#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ - -#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ -#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ - -/* TPI Integration ITM Data Register Definitions (FIFO1) */ -#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ -#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ - -#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ -#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ - -#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ -#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ - -#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ -#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ - -#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ -#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ - -#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ -#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ - -#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ -#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ - -/* TPI ITATBCTR0 Register Definitions */ -#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ -#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ - -#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ -#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ - -/* TPI Integration Mode Control Register Definitions */ -#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ -#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ - -/* TPI DEVID Register Definitions */ -#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ -#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ - -#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ -#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ - -#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ -#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ - -#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ -#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ - -#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ -#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ - -#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ -#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ - -/* TPI DEVTYPE Register Definitions */ -#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ -#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ - -#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ -#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ - -/*@}*/ /* end of group CMSIS_TPI */ - - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ - __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ - __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ - __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ - __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ - __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ - __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ -} MPU_Type; - -#define MPU_TYPE_RALIASES 4U - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ -#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ - -#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ -#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ - -#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ -#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ - -/* MPU Region Attribute and Size Register Definitions */ -#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ -#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ - -#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ -#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ - -#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ -#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ - -#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ -#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ - -#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ -#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ - -#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ -#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ - -#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ -#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ - -#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ -#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ - -#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ -#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ - -#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ -#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ - -/*@} end of group CMSIS_MPU */ -#endif - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Type definitions for the Core Debug Registers - @{ - */ - -/** - \brief Structure type to access the Core Debug Register (CoreDebug). - */ -typedef struct -{ - __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ - __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ - __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ - __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ -} CoreDebug_Type; - -/* Debug Halting Control and Status Register Definitions */ -#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ -#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ - -#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ -#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ - -#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ -#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ - -#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ -#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ - -#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ -#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ - -#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ -#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ - -#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ -#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ - -#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ -#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ - -#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ -#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ - -#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ -#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ - -#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ -#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ - -#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ -#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ - -/* Debug Core Register Selector Register Definitions */ -#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ -#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ - -#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ -#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ - -/* Debug Exception and Monitor Control Register Definitions */ -#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ -#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ - -#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ -#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ - -#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ -#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ - -#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ -#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ - -#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ -#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ - -#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ -#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ - -#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ -#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ - -#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ -#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ - -#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ -#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ - -#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ -#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ - -#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ -#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ - -#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ -#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ - -#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ -#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ - -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ -#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ -#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ -#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ -#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ -#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ -#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ -#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ -#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - -#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ -#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ -#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ -#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ -#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ -#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ -#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ -#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ -#endif - -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Debug Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - #define NVIC_GetActive __NVIC_GetActive - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* The following EXC_RETURN values are saved the LR on exception entry */ -#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ -#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ -#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ - - -/** - \brief Set Priority Grouping - \details Sets the priority grouping field using the required unlock sequence. - The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. - Only values from 0..7 are used. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Priority grouping field. - */ -__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) -{ - uint32_t reg_value; - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - - reg_value = SCB->AIRCR; /* read old register configuration */ - reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - reg_value = (reg_value | - ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ - SCB->AIRCR = reg_value; -} - - -/** - \brief Get Priority Grouping - \details Reads the priority grouping field from the NVIC Interrupt Controller. - \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). - */ -__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) -{ - return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); -} - - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt - \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } - else - { - SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | - SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -/*@} end of CMSIS_Core_NVICFunctions */ - -/* ########################## MPU functions #################################### */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - -#include "mpu_armv7.h" - -#endif - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - return 0U; /* No FPU */ -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - -/* ##################################### Debug In/Output function ########################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_core_DebugFunctions ITM Functions - \brief Functions that access the ITM debug interface. - @{ - */ - -extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ -#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ - - -/** - \brief ITM Send Character - \details Transmits a character via the ITM channel 0, and - \li Just returns when no debugger is connected that has booked the output. - \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. - \param [in] ch Character to transmit. - \returns Character to transmit. - */ -__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) -{ - if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ - ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ - { - while (ITM->PORT[0U].u32 == 0UL) - { - __NOP(); - } - ITM->PORT[0U].u8 = (uint8_t)ch; - } - return (ch); -} - - -/** - \brief ITM Receive Character - \details Inputs a character via the external variable \ref ITM_RxBuffer. - \return Received character. - \return -1 No character pending. - */ -__STATIC_INLINE int32_t ITM_ReceiveChar (void) -{ - int32_t ch = -1; /* no character available */ - - if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) - { - ch = ITM_RxBuffer; - ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ - } - - return (ch); -} - - -/** - \brief ITM Check Character - \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. - \return 0 No character available. - \return 1 Character available. - */ -__STATIC_INLINE int32_t ITM_CheckChar (void) -{ - - if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) - { - return (0); /* no character available */ - } - else - { - return (1); /* character available */ - } -} - -/*@} end of CMSIS_core_DebugFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM3_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm33.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm33.h deleted file mode 100644 index 6cd2db7..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm33.h +++ /dev/null @@ -1,3002 +0,0 @@ -/**************************************************************************//** - * @file core_cm33.h - * @brief CMSIS Cortex-M33 Core Peripheral Access Layer Header File - * @version V5.0.9 - * @date 06. July 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_CM33_H_GENERIC -#define __CORE_CM33_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_M33 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS CM33 definitions */ -#define __CM33_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __CM33_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __CM33_CMSIS_VERSION ((__CM33_CMSIS_VERSION_MAIN << 16U) | \ - __CM33_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (33U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. -*/ -#if defined ( __CC_ARM ) - #if defined (__TARGET_FPU_VFP) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - - #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) - #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) - #define __DSP_USED 1U - #else - #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" - #define __DSP_USED 0U - #endif - #else - #define __DSP_USED 0U - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined (__ARM_PCS_VFP) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - - #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) - #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) - #define __DSP_USED 1U - #else - #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" - #define __DSP_USED 0U - #endif - #else - #define __DSP_USED 0U - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - - #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) - #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) - #define __DSP_USED 1U - #else - #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" - #define __DSP_USED 0U - #endif - #else - #define __DSP_USED 0U - #endif - -#elif defined ( __ICCARM__ ) - #if defined (__ARMVFP__) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - - #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) - #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) - #define __DSP_USED 1U - #else - #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" - #define __DSP_USED 0U - #endif - #else - #define __DSP_USED 0U - #endif - -#elif defined ( __TI_ARM__ ) - #if defined (__TI_VFP_SUPPORT__) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __TASKING__ ) - #if defined (__FPU_VFP__) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM33_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_CM33_H_DEPENDANT -#define __CORE_CM33_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __CM33_REV - #define __CM33_REV 0x0000U - #warning "__CM33_REV not defined in device header file; using default!" - #endif - - #ifndef __FPU_PRESENT - #define __FPU_PRESENT 0U - #warning "__FPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __SAUREGION_PRESENT - #define __SAUREGION_PRESENT 0U - #warning "__SAUREGION_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __DSP_PRESENT - #define __DSP_PRESENT 0U - #warning "__DSP_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 3U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group Cortex_M33 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core Debug Register - - Core MPU Register - - Core SAU Register - - Core FPU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ - uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ - uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - -#define APSR_Q_Pos 27U /*!< APSR: Q Position */ -#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ - -#define APSR_GE_Pos 16U /*!< APSR: GE Position */ -#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ - uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ - uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ -#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ - -#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ -#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ -#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ - uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ - uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ - uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ -#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ - -#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ -#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ - -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[16U]; - __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[16U]; - __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[16U]; - __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[16U]; - __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ - uint32_t RESERVED4[16U]; - __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ - uint32_t RESERVED5[16U]; - __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ - uint32_t RESERVED6[580U]; - __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ -} NVIC_Type; - -/* Software Triggered Interrupt Register Definitions */ -#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ -#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ - __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ - __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ - __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ - __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ - __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ - __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ - __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ - __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ - __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ - __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ - __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ - __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ - __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ - __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ - __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ - __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ - __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ - uint32_t RESERVED3[92U]; - __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ - uint32_t RESERVED4[15U]; - __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ - __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ - __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ - uint32_t RESERVED5[1U]; - __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ - uint32_t RESERVED6[1U]; - __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ - __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ - __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ - __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ - __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ - __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ - __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ - __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ - uint32_t RESERVED7[6U]; - __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ - __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ - __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ - __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ - __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ - uint32_t RESERVED8[1U]; - __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ -#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ - -#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ -#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ - -#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ -#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ -#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ -#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Vector Table Offset Register Definitions */ -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ -#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ - -#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ -#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ - -#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ -#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ - -#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ -#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ -#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ -#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ - -#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ -#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ - -#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ -#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ - -#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ -#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ - -#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ -#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ - -#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ -#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ -#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ -#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ - -#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ -#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ - -#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ -#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ - -#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ -#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ - -#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ -#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ - -#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ -#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ - -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ -#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ - -#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ -#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ - -#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ -#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ - -#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ -#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ - -#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ -#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ - -#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ -#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ - -#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ -#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ - -#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ -#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ - -#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ -#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ - -#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ -#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ - -#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ -#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ - -#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ -#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ - -#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ -#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ - -/* SCB Configurable Fault Status Register Definitions */ -#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ -#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ - -#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ -#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ - -#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ -#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ - -/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ -#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ - -#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ -#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ - -#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ -#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ - -#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ -#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ - -#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ -#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ - -#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ -#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ - -/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ -#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ - -#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ -#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ - -#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ -#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ - -#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ -#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ - -#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ -#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ - -#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ -#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ - -#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ -#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ - -/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ -#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ - -#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ -#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ - -#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ -#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ - -#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ -#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ - -#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ -#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ - -#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ -#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ - -#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ -#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ - -/* SCB Hard Fault Status Register Definitions */ -#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ -#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ - -#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ -#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ - -#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ -#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ - -/* SCB Debug Fault Status Register Definitions */ -#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ -#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ - -#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ -#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ - -#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ -#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ - -#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ -#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ - -#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ -#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ - -/* SCB Non-Secure Access Control Register Definitions */ -#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ -#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ - -#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ -#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ - -#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ -#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ - -/* SCB Cache Level ID Register Definitions */ -#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ -#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ - -#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ -#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ - -/* SCB Cache Type Register Definitions */ -#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ -#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ - -#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ -#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ - -#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ -#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ - -#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ -#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ - -#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ -#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ - -/* SCB Cache Size ID Register Definitions */ -#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ -#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ - -#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ -#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ - -#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ -#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ - -#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ -#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ - -#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ -#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ - -#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ -#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ - -#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ -#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ - -/* SCB Cache Size Selection Register Definitions */ -#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ -#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ - -#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ -#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ - -/* SCB Software Triggered Interrupt Register Definitions */ -#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ -#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ - -/* SCB D-Cache Invalidate by Set-way Register Definitions */ -#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ -#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ - -#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ -#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ - -/* SCB D-Cache Clean by Set-way Register Definitions */ -#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ -#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ - -#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ -#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ - -/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ -#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ -#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ - -#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ -#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ - -/* Instruction Tightly-Coupled Memory Control Register Definitions */ -#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ -#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ - -#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ -#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ - -#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ -#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ - -#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ -#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ - -/* Data Tightly-Coupled Memory Control Register Definitions */ -#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ -#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ - -#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ -#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ - -#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ -#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ - -#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ -#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ - -/* AHBP Control Register Definitions */ -#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ -#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ - -#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ -#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ - -/* L1 Cache Control Register Definitions */ -#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ -#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ - -#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ -#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ - -#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ -#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ - -/* AHBS Control Register Definitions */ -#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ -#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ - -#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ -#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ - -#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ -#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ - -/* Auxiliary Bus Fault Status Register Definitions */ -#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ -#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ - -#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ -#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ - -#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ -#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ - -#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ -#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ - -#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ -#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ - -#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ -#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) - \brief Type definitions for the System Control and ID Register not in the SCB - @{ - */ - -/** - \brief Structure type to access the System Control and ID Register not in the SCB. - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ - __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ - __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ -} SCnSCB_Type; - -/* Interrupt Controller Type Register Definitions */ -#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ -#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_SCnotSCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) - \brief Type definitions for the Instrumentation Trace Macrocell (ITM) - @{ - */ - -/** - \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). - */ -typedef struct -{ - __OM union - { - __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ - __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ - __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ - } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ - uint32_t RESERVED0[864U]; - __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ - uint32_t RESERVED1[15U]; - __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ - uint32_t RESERVED2[15U]; - __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ - uint32_t RESERVED3[29U]; - __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ - __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ - __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ - uint32_t RESERVED4[43U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ - uint32_t RESERVED5[1U]; - __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ - uint32_t RESERVED6[4U]; - __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ - __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ - __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ - __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ - __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ - __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ - __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ - __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ - __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ - __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ - __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ - __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ -} ITM_Type; - -/* ITM Stimulus Port Register Definitions */ -#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ -#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ - -#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ -#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ - -/* ITM Trace Privilege Register Definitions */ -#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ -#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ - -/* ITM Trace Control Register Definitions */ -#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ -#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ - -#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ -#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ - -#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ -#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ - -#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ -#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ - -#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ -#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ - -#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ -#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ - -#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ -#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ - -#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ -#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ - -#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ -#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ - -#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ -#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ - -/* ITM Integration Write Register Definitions */ -#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ -#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ - -/* ITM Integration Read Register Definitions */ -#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ -#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ - -/* ITM Integration Mode Control Register Definitions */ -#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ -#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ - -/* ITM Lock Status Register Definitions */ -#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ -#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ - -#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ -#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ - -#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ -#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ - -/*@}*/ /* end of group CMSIS_ITM */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) - \brief Type definitions for the Data Watchpoint and Trace (DWT) - @{ - */ - -/** - \brief Structure type to access the Data Watchpoint and Trace Register (DWT). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ - __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ - __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ - __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ - __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ - __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ - __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ - __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ - __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ - uint32_t RESERVED1[1U]; - __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ - uint32_t RESERVED2[1U]; - __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ - uint32_t RESERVED3[1U]; - __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ - uint32_t RESERVED4[1U]; - __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ - uint32_t RESERVED5[1U]; - __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ - uint32_t RESERVED6[1U]; - __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ - uint32_t RESERVED7[1U]; - __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ - uint32_t RESERVED8[1U]; - __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ - uint32_t RESERVED9[1U]; - __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ - uint32_t RESERVED10[1U]; - __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ - uint32_t RESERVED11[1U]; - __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ - uint32_t RESERVED12[1U]; - __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ - uint32_t RESERVED13[1U]; - __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ - uint32_t RESERVED14[1U]; - __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ - uint32_t RESERVED15[1U]; - __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ - uint32_t RESERVED16[1U]; - __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ - uint32_t RESERVED17[1U]; - __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ - uint32_t RESERVED18[1U]; - __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ - uint32_t RESERVED19[1U]; - __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ - uint32_t RESERVED20[1U]; - __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ - uint32_t RESERVED21[1U]; - __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ - uint32_t RESERVED22[1U]; - __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ - uint32_t RESERVED23[1U]; - __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ - uint32_t RESERVED24[1U]; - __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ - uint32_t RESERVED25[1U]; - __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ - uint32_t RESERVED26[1U]; - __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ - uint32_t RESERVED27[1U]; - __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ - uint32_t RESERVED28[1U]; - __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ - uint32_t RESERVED29[1U]; - __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ - uint32_t RESERVED30[1U]; - __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ - uint32_t RESERVED31[1U]; - __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ - uint32_t RESERVED32[934U]; - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ - uint32_t RESERVED33[1U]; - __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ -} DWT_Type; - -/* DWT Control Register Definitions */ -#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ -#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ - -#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ -#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ - -#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ -#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ - -#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ -#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ - -#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ -#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ - -#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ -#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ - -#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ -#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ - -#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ -#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ - -#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ -#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ - -#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ -#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ - -#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ -#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ - -#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ -#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ - -#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ -#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ - -#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ -#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ - -#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ -#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ - -#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ -#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ - -#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ -#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ - -#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ -#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ - -#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ -#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ - -/* DWT CPI Count Register Definitions */ -#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ -#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ - -/* DWT Exception Overhead Count Register Definitions */ -#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ -#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ - -/* DWT Sleep Count Register Definitions */ -#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ -#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ - -/* DWT LSU Count Register Definitions */ -#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ -#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ - -/* DWT Folded-instruction Count Register Definitions */ -#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ -#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ - -/* DWT Comparator Function Register Definitions */ -#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ -#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ - -#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ -#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ - -#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ -#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ - -#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ -#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ - -#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ -#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ - -/*@}*/ /* end of group CMSIS_DWT */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_TPI Trace Port Interface (TPI) - \brief Type definitions for the Trace Port Interface (TPI) - @{ - */ - -/** - \brief Structure type to access the Trace Port Interface Register (TPI). - */ -typedef struct -{ - __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ - __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ - uint32_t RESERVED1[55U]; - __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ - uint32_t RESERVED2[131U]; - __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ - __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ - __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ - uint32_t RESERVED3[759U]; - __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ - __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ - __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ - uint32_t RESERVED4[1U]; - __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ - __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ - __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ - uint32_t RESERVED5[39U]; - __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ - __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ - uint32_t RESERVED7[8U]; - __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ - __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ -} TPI_Type; - -/* TPI Asynchronous Clock Prescaler Register Definitions */ -#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ -#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ - -/* TPI Selected Pin Protocol Register Definitions */ -#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ -#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ - -/* TPI Formatter and Flush Status Register Definitions */ -#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ -#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ - -#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ -#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ - -#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ -#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ - -#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ -#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ - -/* TPI Formatter and Flush Control Register Definitions */ -#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ -#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ - -#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ -#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ - -#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ -#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ - -/* TPI TRIGGER Register Definitions */ -#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ -#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ - -/* TPI Integration Test FIFO Test Data 0 Register Definitions */ -#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ -#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ - -#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ -#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ - -#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ -#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ - -#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ -#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ - -#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ -#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ - -#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ -#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ - -#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ -#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ - -/* TPI Integration Test ATB Control Register 2 Register Definitions */ -#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ -#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ - -#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ -#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ - -#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ -#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ - -#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ -#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ - -/* TPI Integration Test FIFO Test Data 1 Register Definitions */ -#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ -#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ - -#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ -#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ - -#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ -#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ - -#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ -#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ - -#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ -#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ - -#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ -#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ - -#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ -#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ - -/* TPI Integration Test ATB Control Register 0 Definitions */ -#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ -#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ - -#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ -#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ - -#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ -#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ - -#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ -#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ - -/* TPI Integration Mode Control Register Definitions */ -#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ -#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ - -/* TPI DEVID Register Definitions */ -#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ -#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ - -#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ -#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ - -#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ -#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ - -#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ -#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ - -#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ -#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ - -/* TPI DEVTYPE Register Definitions */ -#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ -#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ - -#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ -#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ - -/*@}*/ /* end of group CMSIS_TPI */ - - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ - __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ - __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ - __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ - __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ - __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ - __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ - uint32_t RESERVED0[1]; - union { - __IOM uint32_t MAIR[2]; - struct { - __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ - __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ - }; - }; -} MPU_Type; - -#define MPU_TYPE_RALIASES 4U - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ -#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ - -#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ -#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ - -#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ -#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ - -#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ -#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ - -/* MPU Region Limit Address Register Definitions */ -#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ -#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ - -#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ -#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ - -#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ -#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ - -/* MPU Memory Attribute Indirection Register 0 Definitions */ -#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ -#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ - -#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ -#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ - -#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ -#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ - -#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ -#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ - -/* MPU Memory Attribute Indirection Register 1 Definitions */ -#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ -#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ - -#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ -#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ - -#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ -#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ - -#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ -#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ - -/*@} end of group CMSIS_MPU */ -#endif - - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SAU Security Attribution Unit (SAU) - \brief Type definitions for the Security Attribution Unit (SAU) - @{ - */ - -/** - \brief Structure type to access the Security Attribution Unit (SAU). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ - __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ -#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ - __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ -#else - uint32_t RESERVED0[3]; -#endif - __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ - __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ -} SAU_Type; - -/* SAU Control Register Definitions */ -#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ -#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ - -#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ -#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ - -/* SAU Type Register Definitions */ -#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ -#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ - -#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) -/* SAU Region Number Register Definitions */ -#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ -#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ - -/* SAU Region Base Address Register Definitions */ -#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ -#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ - -/* SAU Region Limit Address Register Definitions */ -#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ -#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ - -#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ -#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ - -#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ -#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ - -#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ - -/* Secure Fault Status Register Definitions */ -#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ -#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ - -#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ -#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ - -#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ -#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ - -#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ -#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ - -#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ -#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ - -#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ -#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ - -#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ -#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ - -#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ -#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ - -/*@} end of group CMSIS_SAU */ -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_FPU Floating Point Unit (FPU) - \brief Type definitions for the Floating Point Unit (FPU) - @{ - */ - -/** - \brief Structure type to access the Floating Point Unit (FPU). - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ - __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ - __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ - __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ - __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ -} FPU_Type; - -/* Floating-Point Context Control Register Definitions */ -#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ -#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ - -#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ -#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ - -#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ -#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ - -#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ -#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ - -#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ -#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ - -#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ -#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ - -#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ -#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ - -#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ -#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ - -#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ -#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ - -#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ -#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ - -#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ -#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ - -#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ -#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ - -#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ -#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ - -#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ -#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ - -#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ -#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ - -#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ -#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ - -#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ -#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ - -/* Floating-Point Context Address Register Definitions */ -#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ -#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ - -/* Floating-Point Default Status Control Register Definitions */ -#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ -#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ - -#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ -#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ - -#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ -#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ - -#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ -#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ - -/* Media and FP Feature Register 0 Definitions */ -#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ -#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ - -#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ -#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ - -#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ -#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ - -#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ -#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ - -#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ -#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ - -#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ -#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ - -#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ -#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ - -#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ -#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ - -/* Media and FP Feature Register 1 Definitions */ -#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ -#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ - -#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ -#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ - -#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ -#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ - -#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ -#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ - -/*@} end of group CMSIS_FPU */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Type definitions for the Core Debug Registers - @{ - */ - -/** - \brief Structure type to access the Core Debug Register (CoreDebug). - */ -typedef struct -{ - __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ - __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ - __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ - __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ - uint32_t RESERVED4[1U]; - __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ - __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ -} CoreDebug_Type; - -/* Debug Halting Control and Status Register Definitions */ -#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ -#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ - -#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ -#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ - -#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ -#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ - -#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ -#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ - -#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ -#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ - -#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ -#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ - -#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ -#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ - -#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ -#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ - -#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ -#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ - -#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ -#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ - -#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ -#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ - -#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ -#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ - -#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ -#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ - -/* Debug Core Register Selector Register Definitions */ -#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ -#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ - -#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ -#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ - -/* Debug Exception and Monitor Control Register Definitions */ -#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ -#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ - -#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ -#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ - -#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ -#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ - -#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ -#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ - -#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ -#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ - -#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ -#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ - -#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ -#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ - -#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ -#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ - -#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ -#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ - -#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ -#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ - -#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ -#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ - -#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ -#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ - -#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ -#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ - -/* Debug Authentication Control Register Definitions */ -#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ -#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ - -#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ -#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ - -#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ -#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ - -#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ -#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ - -/* Debug Security Control and Status Register Definitions */ -#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ -#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ - -#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ -#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ - -#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ -#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ - -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ - #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ - #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ - #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ - #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ - #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ - #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ - #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ - #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - - #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ - #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ - #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ - #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ - #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ - #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ - #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ - #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ - - #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ - #endif - - #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ - #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ - #endif - - #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ - #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ - #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ - #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ - #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ - #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ - - #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ - #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ - #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ - #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ - #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ - - #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ - #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ - #endif - - #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ - #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ - -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Debug Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - #define NVIC_GetActive __NVIC_GetActive - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* Special LR values for Secure/Non-Secure call handling and exception handling */ - -/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ -#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ - -/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ -#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ -#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ -#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ -#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ -#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ -#define EXC_RETURN_SPSEL (0x00000002UL) /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP */ -#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ - -/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ -#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ -#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ -#else -#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ -#endif - - -/** - \brief Set Priority Grouping - \details Sets the priority grouping field using the required unlock sequence. - The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. - Only values from 0..7 are used. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Priority grouping field. - */ -__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) -{ - uint32_t reg_value; - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - - reg_value = SCB->AIRCR; /* read old register configuration */ - reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - reg_value = (reg_value | - ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (PriorityGroupTmp << 8U) ); /* Insert write key and priority group */ - SCB->AIRCR = reg_value; -} - - -/** - \brief Get Priority Grouping - \details Reads the priority grouping field from the NVIC Interrupt Controller. - \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). - */ -__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) -{ - return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); -} - - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt - \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief Get Interrupt Target State - \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - \return 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Target State - \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Clear Interrupt Target State - \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 if interrupt is assigned to Secure - 1 if interrupt is assigned to Non Secure - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); - return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } - else - { - SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | - SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief Set Priority Grouping (non-secure) - \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. - The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. - Only values from 0..7 are used. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Priority grouping field. - */ -__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) -{ - uint32_t reg_value; - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - - reg_value = SCB_NS->AIRCR; /* read old register configuration */ - reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - reg_value = (reg_value | - ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ - SCB_NS->AIRCR = reg_value; -} - - -/** - \brief Get Priority Grouping (non-secure) - \details Reads the priority grouping field from the non-secure NVIC when in secure state. - \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) -{ - return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); -} - - -/** - \brief Enable Interrupt (non-secure) - \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status (non-secure) - \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt (non-secure) - \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Pending Interrupt (non-secure) - \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt (non-secure) - \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt (non-secure) - \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt (non-secure) - \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Priority (non-secure) - \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every non-secure processor exception. - */ -__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } - else - { - SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } -} - - -/** - \brief Get Interrupt Priority (non-secure) - \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); - } -} -#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ - -/*@} end of CMSIS_Core_NVICFunctions */ - -/* ########################## MPU functions #################################### */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - -#include "mpu_armv8.h" - -#endif - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - uint32_t mvfr0; - - mvfr0 = FPU->MVFR0; - if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) - { - return 2U; /* Double + Single precision FPU */ - } - else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) - { - return 1U; /* Single precision FPU */ - } - else - { - return 0U; /* No FPU */ - } -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ########################## SAU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SAUFunctions SAU Functions - \brief Functions that configure the SAU. - @{ - */ - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) - -/** - \brief Enable SAU - \details Enables the Security Attribution Unit (SAU). - */ -__STATIC_INLINE void TZ_SAU_Enable(void) -{ - SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); -} - - - -/** - \brief Disable SAU - \details Disables the Security Attribution Unit (SAU). - */ -__STATIC_INLINE void TZ_SAU_Disable(void) -{ - SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); -} - -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - -/*@} end of CMSIS_Core_SAUFunctions */ - - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) -/** - \brief System Tick Configuration (non-secure) - \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function TZ_SysTick_Config_NS is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - - */ -__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} -#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - -/* ##################################### Debug In/Output function ########################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_core_DebugFunctions ITM Functions - \brief Functions that access the ITM debug interface. - @{ - */ - -extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ -#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ - - -/** - \brief ITM Send Character - \details Transmits a character via the ITM channel 0, and - \li Just returns when no debugger is connected that has booked the output. - \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. - \param [in] ch Character to transmit. - \returns Character to transmit. - */ -__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) -{ - if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ - ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ - { - while (ITM->PORT[0U].u32 == 0UL) - { - __NOP(); - } - ITM->PORT[0U].u8 = (uint8_t)ch; - } - return (ch); -} - - -/** - \brief ITM Receive Character - \details Inputs a character via the external variable \ref ITM_RxBuffer. - \return Received character. - \return -1 No character pending. - */ -__STATIC_INLINE int32_t ITM_ReceiveChar (void) -{ - int32_t ch = -1; /* no character available */ - - if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) - { - ch = ITM_RxBuffer; - ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ - } - - return (ch); -} - - -/** - \brief ITM Check Character - \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. - \return 0 No character available. - \return 1 Character available. - */ -__STATIC_INLINE int32_t ITM_CheckChar (void) -{ - - if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) - { - return (0); /* no character available */ - } - else - { - return (1); /* character available */ - } -} - -/*@} end of CMSIS_core_DebugFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM33_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm4.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm4.h deleted file mode 100644 index 7d56873..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm4.h +++ /dev/null @@ -1,2129 +0,0 @@ -/**************************************************************************//** - * @file core_cm4.h - * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File - * @version V5.0.8 - * @date 04. June 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_CM4_H_GENERIC -#define __CORE_CM4_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_M4 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS CM4 definitions */ -#define __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | \ - __CM4_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (4U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. -*/ -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM4_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_CM4_H_DEPENDANT -#define __CORE_CM4_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __CM4_REV - #define __CM4_REV 0x0000U - #warning "__CM4_REV not defined in device header file; using default!" - #endif - - #ifndef __FPU_PRESENT - #define __FPU_PRESENT 0U - #warning "__FPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 3U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group Cortex_M4 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core Debug Register - - Core MPU Register - - Core FPU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ - uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ - uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - -#define APSR_Q_Pos 27U /*!< APSR: Q Position */ -#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ - -#define APSR_GE_Pos 16U /*!< APSR: GE Position */ -#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:1; /*!< bit: 9 Reserved */ - uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ - uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ - uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit */ - uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ -#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ - -#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ -#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ -#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ - -#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ -#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ - uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ -#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ - -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[24U]; - __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[24U]; - __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[24U]; - __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[24U]; - __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ - uint32_t RESERVED4[56U]; - __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ - uint32_t RESERVED5[644U]; - __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ -} NVIC_Type; - -/* Software Triggered Interrupt Register Definitions */ -#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ -#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ - __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ - __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ - __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ - __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ - __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ - __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ - __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ - __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ - __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ - __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ - __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ - uint32_t RESERVED0[5U]; - __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ -#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ -#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Vector Table Offset Register Definitions */ -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ -#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ -#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ -#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ - -#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ -#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ - -#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ -#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ -#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ - -#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ -#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ -#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ - -#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ -#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ - -#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ -#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ - -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ -#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ - -#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ -#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ - -#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ -#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ - -#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ -#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ - -#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ -#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ - -#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ -#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ - -#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ -#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ - -#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ -#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ - -#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ -#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ - -#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ -#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ - -/* SCB Configurable Fault Status Register Definitions */ -#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ -#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ - -#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ -#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ - -#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ -#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ - -/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ -#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ - -#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ -#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ - -#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ -#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ - -#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ -#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ - -#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ -#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ - -#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ -#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ - -/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ -#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ - -#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ -#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ - -#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ -#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ - -#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ -#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ - -#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ -#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ - -#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ -#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ - -#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ -#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ - -/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ -#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ - -#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ -#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ - -#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ -#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ - -#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ -#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ - -#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ -#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ - -#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ -#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ - -/* SCB Hard Fault Status Register Definitions */ -#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ -#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ - -#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ -#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ - -#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ -#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ - -/* SCB Debug Fault Status Register Definitions */ -#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ -#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ - -#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ -#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ - -#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ -#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ - -#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ -#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ - -#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ -#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) - \brief Type definitions for the System Control and ID Register not in the SCB - @{ - */ - -/** - \brief Structure type to access the System Control and ID Register not in the SCB. - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ - __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ -} SCnSCB_Type; - -/* Interrupt Controller Type Register Definitions */ -#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ -#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ - -/* Auxiliary Control Register Definitions */ -#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ -#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ - -#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ -#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ - -#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ -#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ - -#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ -#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ - -#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ -#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ - -/*@} end of group CMSIS_SCnotSCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) - \brief Type definitions for the Instrumentation Trace Macrocell (ITM) - @{ - */ - -/** - \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). - */ -typedef struct -{ - __OM union - { - __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ - __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ - __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ - } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ - uint32_t RESERVED0[864U]; - __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ - uint32_t RESERVED1[15U]; - __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ - uint32_t RESERVED2[15U]; - __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ - uint32_t RESERVED3[29U]; - __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ - __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ - __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ - uint32_t RESERVED4[43U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ - uint32_t RESERVED5[6U]; - __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ - __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ - __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ - __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ - __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ - __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ - __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ - __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ - __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ - __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ - __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ - __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ -} ITM_Type; - -/* ITM Trace Privilege Register Definitions */ -#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ -#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ - -/* ITM Trace Control Register Definitions */ -#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ -#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ - -#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ -#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ - -#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ -#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ - -#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ -#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ - -#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ -#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ - -#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ -#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ - -#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ -#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ - -#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ -#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ - -#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ -#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ - -/* ITM Integration Write Register Definitions */ -#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ -#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ - -/* ITM Integration Read Register Definitions */ -#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ -#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ - -/* ITM Integration Mode Control Register Definitions */ -#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ -#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ - -/* ITM Lock Status Register Definitions */ -#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ -#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ - -#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ -#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ - -#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ -#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ - -/*@}*/ /* end of group CMSIS_ITM */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) - \brief Type definitions for the Data Watchpoint and Trace (DWT) - @{ - */ - -/** - \brief Structure type to access the Data Watchpoint and Trace Register (DWT). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ - __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ - __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ - __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ - __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ - __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ - __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ - __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ - __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ - __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ - __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ - uint32_t RESERVED0[1U]; - __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ - __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ - __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ - uint32_t RESERVED1[1U]; - __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ - __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ - __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ - uint32_t RESERVED2[1U]; - __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ - __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ - __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ -} DWT_Type; - -/* DWT Control Register Definitions */ -#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ -#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ - -#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ -#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ - -#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ -#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ - -#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ -#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ - -#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ -#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ - -#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ -#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ - -#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ -#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ - -#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ -#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ - -#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ -#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ - -#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ -#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ - -#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ -#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ - -#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ -#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ - -#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ -#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ - -#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ -#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ - -#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ -#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ - -#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ -#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ - -#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ -#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ - -#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ -#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ - -/* DWT CPI Count Register Definitions */ -#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ -#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ - -/* DWT Exception Overhead Count Register Definitions */ -#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ -#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ - -/* DWT Sleep Count Register Definitions */ -#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ -#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ - -/* DWT LSU Count Register Definitions */ -#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ -#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ - -/* DWT Folded-instruction Count Register Definitions */ -#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ -#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ - -/* DWT Comparator Mask Register Definitions */ -#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ -#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ - -/* DWT Comparator Function Register Definitions */ -#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ -#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ - -#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ -#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ - -#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ -#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ - -#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ -#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ - -#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ -#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ - -#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ -#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ - -#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ -#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ - -#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ -#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ - -#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ -#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ - -/*@}*/ /* end of group CMSIS_DWT */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_TPI Trace Port Interface (TPI) - \brief Type definitions for the Trace Port Interface (TPI) - @{ - */ - -/** - \brief Structure type to access the Trace Port Interface Register (TPI). - */ -typedef struct -{ - __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ - __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ - uint32_t RESERVED1[55U]; - __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ - uint32_t RESERVED2[131U]; - __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ - __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ - __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ - uint32_t RESERVED3[759U]; - __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ - __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ - __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ - uint32_t RESERVED4[1U]; - __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ - __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ - __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ - uint32_t RESERVED5[39U]; - __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ - __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ - uint32_t RESERVED7[8U]; - __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ - __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ -} TPI_Type; - -/* TPI Asynchronous Clock Prescaler Register Definitions */ -#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ -#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ - -/* TPI Selected Pin Protocol Register Definitions */ -#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ -#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ - -/* TPI Formatter and Flush Status Register Definitions */ -#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ -#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ - -#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ -#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ - -#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ -#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ - -#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ -#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ - -/* TPI Formatter and Flush Control Register Definitions */ -#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ -#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ - -#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ -#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ - -/* TPI TRIGGER Register Definitions */ -#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ -#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ - -/* TPI Integration ETM Data Register Definitions (FIFO0) */ -#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ -#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ - -#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ -#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ - -#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ -#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ - -#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ -#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ - -#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ -#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ - -#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ -#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ - -#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ -#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ - -/* TPI ITATBCTR2 Register Definitions */ -#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ -#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ - -#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ -#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ - -/* TPI Integration ITM Data Register Definitions (FIFO1) */ -#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ -#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ - -#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ -#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ - -#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ -#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ - -#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ -#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ - -#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ -#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ - -#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ -#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ - -#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ -#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ - -/* TPI ITATBCTR0 Register Definitions */ -#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ -#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ - -#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ -#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ - -/* TPI Integration Mode Control Register Definitions */ -#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ -#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ - -/* TPI DEVID Register Definitions */ -#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ -#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ - -#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ -#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ - -#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ -#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ - -#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ -#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ - -#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ -#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ - -#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ -#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ - -/* TPI DEVTYPE Register Definitions */ -#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ -#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ - -#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ -#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ - -/*@}*/ /* end of group CMSIS_TPI */ - - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ - __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ - __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ - __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ - __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ - __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ - __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ -} MPU_Type; - -#define MPU_TYPE_RALIASES 4U - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ -#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ - -#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ -#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ - -#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ -#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ - -/* MPU Region Attribute and Size Register Definitions */ -#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ -#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ - -#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ -#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ - -#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ -#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ - -#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ -#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ - -#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ -#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ - -#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ -#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ - -#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ -#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ - -#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ -#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ - -#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ -#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ - -#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ -#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ - -/*@} end of group CMSIS_MPU */ -#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_FPU Floating Point Unit (FPU) - \brief Type definitions for the Floating Point Unit (FPU) - @{ - */ - -/** - \brief Structure type to access the Floating Point Unit (FPU). - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ - __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ - __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ - __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ - __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ -} FPU_Type; - -/* Floating-Point Context Control Register Definitions */ -#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ -#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ - -#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ -#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ - -#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ -#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ - -#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ -#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ - -#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ -#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ - -#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ -#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ - -#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ -#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ - -#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ -#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ - -#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ -#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ - -/* Floating-Point Context Address Register Definitions */ -#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ -#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ - -/* Floating-Point Default Status Control Register Definitions */ -#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ -#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ - -#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ -#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ - -#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ -#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ - -#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ -#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ - -/* Media and FP Feature Register 0 Definitions */ -#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ -#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ - -#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ -#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ - -#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ -#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ - -#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ -#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ - -#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ -#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ - -#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ -#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ - -#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ -#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ - -#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ -#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ - -/* Media and FP Feature Register 1 Definitions */ -#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ -#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ - -#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ -#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ - -#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ -#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ - -#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ -#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ - -/*@} end of group CMSIS_FPU */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Type definitions for the Core Debug Registers - @{ - */ - -/** - \brief Structure type to access the Core Debug Register (CoreDebug). - */ -typedef struct -{ - __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ - __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ - __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ - __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ -} CoreDebug_Type; - -/* Debug Halting Control and Status Register Definitions */ -#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ -#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ - -#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ -#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ - -#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ -#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ - -#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ -#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ - -#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ -#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ - -#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ -#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ - -#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ -#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ - -#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ -#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ - -#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ -#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ - -#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ -#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ - -#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ -#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ - -#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ -#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ - -/* Debug Core Register Selector Register Definitions */ -#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ -#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ - -#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ -#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ - -/* Debug Exception and Monitor Control Register Definitions */ -#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ -#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ - -#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ -#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ - -#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ -#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ - -#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ -#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ - -#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ -#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ - -#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ -#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ - -#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ -#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ - -#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ -#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ - -#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ -#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ - -#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ -#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ - -#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ -#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ - -#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ -#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ - -#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ -#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ - -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ -#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ -#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ -#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ -#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ -#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ -#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ -#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ -#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - -#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ -#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ -#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ -#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ -#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ -#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ -#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ -#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ -#endif - -#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ -#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ - -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Debug Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - #define NVIC_GetActive __NVIC_GetActive - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* The following EXC_RETURN values are saved the LR on exception entry */ -#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ -#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ -#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ -#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ -#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ -#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ - - -/** - \brief Set Priority Grouping - \details Sets the priority grouping field using the required unlock sequence. - The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. - Only values from 0..7 are used. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Priority grouping field. - */ -__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) -{ - uint32_t reg_value; - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - - reg_value = SCB->AIRCR; /* read old register configuration */ - reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - reg_value = (reg_value | - ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ - SCB->AIRCR = reg_value; -} - - -/** - \brief Get Priority Grouping - \details Reads the priority grouping field from the NVIC Interrupt Controller. - \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). - */ -__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) -{ - return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); -} - - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt - \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } - else - { - SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | - SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -/*@} end of CMSIS_Core_NVICFunctions */ - -/* ########################## MPU functions #################################### */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - -#include "mpu_armv7.h" - -#endif - - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - uint32_t mvfr0; - - mvfr0 = FPU->MVFR0; - if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) - { - return 1U; /* Single precision FPU */ - } - else - { - return 0U; /* No FPU */ - } -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - -/* ##################################### Debug In/Output function ########################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_core_DebugFunctions ITM Functions - \brief Functions that access the ITM debug interface. - @{ - */ - -extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ -#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ - - -/** - \brief ITM Send Character - \details Transmits a character via the ITM channel 0, and - \li Just returns when no debugger is connected that has booked the output. - \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. - \param [in] ch Character to transmit. - \returns Character to transmit. - */ -__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) -{ - if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ - ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ - { - while (ITM->PORT[0U].u32 == 0UL) - { - __NOP(); - } - ITM->PORT[0U].u8 = (uint8_t)ch; - } - return (ch); -} - - -/** - \brief ITM Receive Character - \details Inputs a character via the external variable \ref ITM_RxBuffer. - \return Received character. - \return -1 No character pending. - */ -__STATIC_INLINE int32_t ITM_ReceiveChar (void) -{ - int32_t ch = -1; /* no character available */ - - if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) - { - ch = ITM_RxBuffer; - ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ - } - - return (ch); -} - - -/** - \brief ITM Check Character - \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. - \return 0 No character available. - \return 1 Character available. - */ -__STATIC_INLINE int32_t ITM_CheckChar (void) -{ - - if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) - { - return (0); /* no character available */ - } - else - { - return (1); /* character available */ - } -} - -/*@} end of CMSIS_core_DebugFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM4_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm7.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm7.h deleted file mode 100644 index a14dc62..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_cm7.h +++ /dev/null @@ -1,2671 +0,0 @@ -/**************************************************************************//** - * @file core_cm7.h - * @brief CMSIS Cortex-M7 Core Peripheral Access Layer Header File - * @version V5.0.8 - * @date 04. June 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_CM7_H_GENERIC -#define __CORE_CM7_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup Cortex_M7 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS CM7 definitions */ -#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | \ - __CM7_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_M (7U) /*!< Cortex-M Core */ - -/** __FPU_USED indicates whether an FPU is used or not. - For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. -*/ -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) - #define __FPU_USED 1U - #else - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #define __FPU_USED 0U - #endif - #else - #define __FPU_USED 0U - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM7_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_CM7_H_DEPENDANT -#define __CORE_CM7_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __CM7_REV - #define __CM7_REV 0x0000U - #warning "__CM7_REV not defined in device header file; using default!" - #endif - - #ifndef __FPU_PRESENT - #define __FPU_PRESENT 0U - #warning "__FPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __ICACHE_PRESENT - #define __ICACHE_PRESENT 0U - #warning "__ICACHE_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __DCACHE_PRESENT - #define __DCACHE_PRESENT 0U - #warning "__DCACHE_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __DTCM_PRESENT - #define __DTCM_PRESENT 0U - #warning "__DTCM_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 3U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group Cortex_M7 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core Debug Register - - Core MPU Register - - Core FPU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ - uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ - uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - -#define APSR_Q_Pos 27U /*!< APSR: Q Position */ -#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ - -#define APSR_GE_Pos 16U /*!< APSR: GE Position */ -#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:1; /*!< bit: 9 Reserved */ - uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ - uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ - uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit */ - uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ -#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ - -#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ -#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ -#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ - -#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ -#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ - uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ -#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ - -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[24U]; - __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[24U]; - __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[24U]; - __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[24U]; - __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ - uint32_t RESERVED4[56U]; - __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ - uint32_t RESERVED5[644U]; - __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ -} NVIC_Type; - -/* Software Triggered Interrupt Register Definitions */ -#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ -#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ - __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ - __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ - __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ - __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ - __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ - __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ - __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ - __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ - __IM uint32_t ID_AFR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ - __IM uint32_t ID_MFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ - __IM uint32_t ID_ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ - uint32_t RESERVED0[1U]; - __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ - __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ - __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ - __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ - __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ - uint32_t RESERVED3[93U]; - __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ - uint32_t RESERVED4[15U]; - __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ - __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ - __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ - uint32_t RESERVED5[1U]; - __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ - uint32_t RESERVED6[1U]; - __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ - __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ - __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ - __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ - __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ - __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ - __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ - __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ - uint32_t RESERVED7[6U]; - __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ - __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ - __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ - __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ - __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ - uint32_t RESERVED8[1U]; - __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ -#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ -#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Vector Table Offset Register Definitions */ -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ -#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ -#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: Branch prediction enable bit Position */ -#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: Branch prediction enable bit Mask */ - -#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: Instruction cache enable bit Position */ -#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: Instruction cache enable bit Mask */ - -#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: Cache enable bit Position */ -#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: Cache enable bit Mask */ - -#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ -#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ - -#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ -#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ - -#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ -#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ -#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ - -#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ -#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ -#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ - -#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ -#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ - -#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ -#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ - -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ -#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ - -#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ -#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ - -#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ -#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ - -#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ -#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ - -#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ -#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ - -#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ -#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ - -#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ -#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ - -#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ -#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ - -#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ -#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ - -#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ -#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ - -/* SCB Configurable Fault Status Register Definitions */ -#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ -#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ - -#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ -#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ - -#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ -#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ - -/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ -#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ - -#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ -#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ - -#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ -#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ - -#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ -#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ - -#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ -#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ - -#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ -#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ - -/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ -#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ - -#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ -#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ - -#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ -#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ - -#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ -#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ - -#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ -#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ - -#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ -#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ - -#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ -#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ - -/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ -#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ - -#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ -#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ - -#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ -#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ - -#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ -#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ - -#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ -#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ - -#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ -#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ - -/* SCB Hard Fault Status Register Definitions */ -#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ -#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ - -#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ -#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ - -#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ -#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ - -/* SCB Debug Fault Status Register Definitions */ -#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ -#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ - -#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ -#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ - -#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ -#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ - -#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ -#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ - -#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ -#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ - -/* SCB Cache Level ID Register Definitions */ -#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ -#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ - -#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ -#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ - -/* SCB Cache Type Register Definitions */ -#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ -#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ - -#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ -#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ - -#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ -#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ - -#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ -#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ - -#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ -#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ - -/* SCB Cache Size ID Register Definitions */ -#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ -#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ - -#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ -#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ - -#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ -#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ - -#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ -#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ - -#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ -#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ - -#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ -#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ - -#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ -#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ - -/* SCB Cache Size Selection Register Definitions */ -#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ -#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ - -#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ -#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ - -/* SCB Software Triggered Interrupt Register Definitions */ -#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ -#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ - -/* SCB D-Cache Invalidate by Set-way Register Definitions */ -#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ -#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ - -#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ -#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ - -/* SCB D-Cache Clean by Set-way Register Definitions */ -#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ -#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ - -#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ -#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ - -/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ -#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ -#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ - -#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ -#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ - -/* Instruction Tightly-Coupled Memory Control Register Definitions */ -#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ -#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ - -#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ -#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ - -#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ -#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ - -#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ -#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ - -/* Data Tightly-Coupled Memory Control Register Definitions */ -#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ -#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ - -#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ -#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ - -#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ -#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ - -#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ -#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ - -/* AHBP Control Register Definitions */ -#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ -#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ - -#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ -#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ - -/* L1 Cache Control Register Definitions */ -#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ -#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ - -#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ -#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ - -#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ -#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ - -/* AHBS Control Register Definitions */ -#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ -#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ - -#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ -#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ - -#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ -#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ - -/* Auxiliary Bus Fault Status Register Definitions */ -#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ -#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ - -#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ -#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ - -#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ -#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ - -#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ -#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ - -#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ -#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ - -#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ -#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) - \brief Type definitions for the System Control and ID Register not in the SCB - @{ - */ - -/** - \brief Structure type to access the System Control and ID Register not in the SCB. - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ - __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ -} SCnSCB_Type; - -/* Interrupt Controller Type Register Definitions */ -#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ -#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ - -/* Auxiliary Control Register Definitions */ -#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U /*!< ACTLR: DISITMATBFLUSH Position */ -#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) /*!< ACTLR: DISITMATBFLUSH Mask */ - -#define SCnSCB_ACTLR_DISRAMODE_Pos 11U /*!< ACTLR: DISRAMODE Position */ -#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) /*!< ACTLR: DISRAMODE Mask */ - -#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U /*!< ACTLR: FPEXCODIS Position */ -#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) /*!< ACTLR: FPEXCODIS Mask */ - -#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ -#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ - -#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ -#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ - -/*@} end of group CMSIS_SCnotSCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) - \brief Type definitions for the Instrumentation Trace Macrocell (ITM) - @{ - */ - -/** - \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). - */ -typedef struct -{ - __OM union - { - __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ - __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ - __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ - } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ - uint32_t RESERVED0[864U]; - __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ - uint32_t RESERVED1[15U]; - __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ - uint32_t RESERVED2[15U]; - __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ - uint32_t RESERVED3[29U]; - __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ - __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ - __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ - uint32_t RESERVED4[43U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ - uint32_t RESERVED5[6U]; - __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ - __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ - __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ - __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ - __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ - __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ - __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ - __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ - __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ - __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ - __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ - __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ -} ITM_Type; - -/* ITM Trace Privilege Register Definitions */ -#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ -#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ - -/* ITM Trace Control Register Definitions */ -#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ -#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ - -#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ -#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ - -#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ -#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ - -#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ -#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ - -#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ -#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ - -#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ -#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ - -#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ -#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ - -#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ -#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ - -#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ -#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ - -/* ITM Integration Write Register Definitions */ -#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ -#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ - -/* ITM Integration Read Register Definitions */ -#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ -#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ - -/* ITM Integration Mode Control Register Definitions */ -#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ -#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ - -/* ITM Lock Status Register Definitions */ -#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ -#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ - -#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ -#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ - -#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ -#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ - -/*@}*/ /* end of group CMSIS_ITM */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) - \brief Type definitions for the Data Watchpoint and Trace (DWT) - @{ - */ - -/** - \brief Structure type to access the Data Watchpoint and Trace Register (DWT). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ - __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ - __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ - __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ - __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ - __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ - __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ - __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ - __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ - __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ - __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ - uint32_t RESERVED0[1U]; - __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ - __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ - __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ - uint32_t RESERVED1[1U]; - __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ - __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ - __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ - uint32_t RESERVED2[1U]; - __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ - __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ - __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ - uint32_t RESERVED3[981U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( W) Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ -} DWT_Type; - -/* DWT Control Register Definitions */ -#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ -#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ - -#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ -#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ - -#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ -#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ - -#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ -#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ - -#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ -#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ - -#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ -#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ - -#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ -#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ - -#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ -#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ - -#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ -#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ - -#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ -#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ - -#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ -#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ - -#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ -#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ - -#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ -#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ - -#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ -#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ - -#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ -#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ - -#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ -#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ - -#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ -#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ - -#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ -#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ - -/* DWT CPI Count Register Definitions */ -#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ -#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ - -/* DWT Exception Overhead Count Register Definitions */ -#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ -#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ - -/* DWT Sleep Count Register Definitions */ -#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ -#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ - -/* DWT LSU Count Register Definitions */ -#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ -#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ - -/* DWT Folded-instruction Count Register Definitions */ -#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ -#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ - -/* DWT Comparator Mask Register Definitions */ -#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ -#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ - -/* DWT Comparator Function Register Definitions */ -#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ -#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ - -#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ -#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ - -#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ -#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ - -#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ -#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ - -#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ -#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ - -#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ -#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ - -#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ -#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ - -#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ -#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ - -#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ -#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ - -/*@}*/ /* end of group CMSIS_DWT */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_TPI Trace Port Interface (TPI) - \brief Type definitions for the Trace Port Interface (TPI) - @{ - */ - -/** - \brief Structure type to access the Trace Port Interface Register (TPI). - */ -typedef struct -{ - __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ - __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ - uint32_t RESERVED1[55U]; - __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ - uint32_t RESERVED2[131U]; - __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ - __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ - __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ - uint32_t RESERVED3[759U]; - __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ - __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ - __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ - uint32_t RESERVED4[1U]; - __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ - __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ - __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ - uint32_t RESERVED5[39U]; - __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ - __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ - uint32_t RESERVED7[8U]; - __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ - __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ -} TPI_Type; - -/* TPI Asynchronous Clock Prescaler Register Definitions */ -#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ -#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ - -/* TPI Selected Pin Protocol Register Definitions */ -#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ -#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ - -/* TPI Formatter and Flush Status Register Definitions */ -#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ -#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ - -#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ -#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ - -#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ -#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ - -#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ -#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ - -/* TPI Formatter and Flush Control Register Definitions */ -#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ -#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ - -#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ -#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ - -/* TPI TRIGGER Register Definitions */ -#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ -#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ - -/* TPI Integration ETM Data Register Definitions (FIFO0) */ -#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ -#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ - -#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ -#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ - -#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ -#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ - -#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ -#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ - -#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ -#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ - -#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ -#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ - -#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ -#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ - -/* TPI ITATBCTR2 Register Definitions */ -#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ -#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ - -#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ -#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ - -/* TPI Integration ITM Data Register Definitions (FIFO1) */ -#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ -#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ - -#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ -#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ - -#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ -#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ - -#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ -#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ - -#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ -#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ - -#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ -#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ - -#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ -#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ - -/* TPI ITATBCTR0 Register Definitions */ -#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ -#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ - -#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ -#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ - -/* TPI Integration Mode Control Register Definitions */ -#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ -#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ - -/* TPI DEVID Register Definitions */ -#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ -#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ - -#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ -#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ - -#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ -#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ - -#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ -#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ - -#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ -#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ - -#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ -#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ - -/* TPI DEVTYPE Register Definitions */ -#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ -#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ - -#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ -#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ - -/*@}*/ /* end of group CMSIS_TPI */ - - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ - __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ - __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ - __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ - __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ - __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ - __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ -} MPU_Type; - -#define MPU_TYPE_RALIASES 4U - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ -#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ - -#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ -#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ - -#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ -#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ - -/* MPU Region Attribute and Size Register Definitions */ -#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ -#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ - -#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ -#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ - -#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ -#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ - -#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ -#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ - -#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ -#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ - -#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ -#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ - -#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ -#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ - -#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ -#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ - -#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ -#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ - -#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ -#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ - -/*@} end of group CMSIS_MPU */ -#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_FPU Floating Point Unit (FPU) - \brief Type definitions for the Floating Point Unit (FPU) - @{ - */ - -/** - \brief Structure type to access the Floating Point Unit (FPU). - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ - __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ - __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ - __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ - __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ - __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ -} FPU_Type; - -/* Floating-Point Context Control Register Definitions */ -#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ -#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ - -#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ -#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ - -#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ -#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ - -#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ -#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ - -#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ -#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ - -#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ -#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ - -#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ -#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ - -#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ -#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ - -#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ -#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ - -/* Floating-Point Context Address Register Definitions */ -#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ -#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ - -/* Floating-Point Default Status Control Register Definitions */ -#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ -#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ - -#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ -#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ - -#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ -#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ - -#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ -#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ - -/* Media and FP Feature Register 0 Definitions */ -#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ -#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ - -#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ -#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ - -#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ -#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ - -#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ -#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ - -#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ -#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ - -#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ -#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ - -#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ -#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ - -#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ -#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ - -/* Media and FP Feature Register 1 Definitions */ -#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ -#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ - -#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ -#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ - -#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ -#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ - -#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ -#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ - -/* Media and FP Feature Register 2 Definitions */ - -/*@} end of group CMSIS_FPU */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Type definitions for the Core Debug Registers - @{ - */ - -/** - \brief Structure type to access the Core Debug Register (CoreDebug). - */ -typedef struct -{ - __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ - __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ - __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ - __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ -} CoreDebug_Type; - -/* Debug Halting Control and Status Register Definitions */ -#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ -#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ - -#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ -#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ - -#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ -#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ - -#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ -#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ - -#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ -#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ - -#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ -#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ - -#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ -#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ - -#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ -#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ - -#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ -#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ - -#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ -#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ - -#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ -#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ - -#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ -#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ - -/* Debug Core Register Selector Register Definitions */ -#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ -#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ - -#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ -#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ - -/* Debug Exception and Monitor Control Register Definitions */ -#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ -#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ - -#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ -#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ - -#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ -#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ - -#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ -#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ - -#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ -#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ - -#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ -#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ - -#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ -#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ - -#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ -#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ - -#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ -#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ - -#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ -#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ - -#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ -#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ - -#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ -#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ - -#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ -#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ - -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ -#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ -#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ -#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ -#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ -#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ -#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ -#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ -#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - -#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ -#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ -#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ -#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ -#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ -#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ -#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ -#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ -#endif - -#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ -#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ - -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Debug Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - #define NVIC_GetActive __NVIC_GetActive - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* The following EXC_RETURN values are saved the LR on exception entry */ -#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ -#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ -#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ -#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ -#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ -#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ - - -/** - \brief Set Priority Grouping - \details Sets the priority grouping field using the required unlock sequence. - The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. - Only values from 0..7 are used. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Priority grouping field. - */ -__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) -{ - uint32_t reg_value; - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - - reg_value = SCB->AIRCR; /* read old register configuration */ - reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - reg_value = (reg_value | - ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ - SCB->AIRCR = reg_value; -} - - -/** - \brief Get Priority Grouping - \details Reads the priority grouping field from the NVIC Interrupt Controller. - \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). - */ -__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) -{ - return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); -} - - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt - \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } - else - { - SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | - SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -/*@} end of CMSIS_Core_NVICFunctions */ - -/* ########################## MPU functions #################################### */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - -#include "mpu_armv7.h" - -#endif - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - uint32_t mvfr0; - - mvfr0 = SCB->MVFR0; - if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) - { - return 2U; /* Double + Single precision FPU */ - } - else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) - { - return 1U; /* Single precision FPU */ - } - else - { - return 0U; /* No FPU */ - } -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ########################## Cache functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_CacheFunctions Cache Functions - \brief Functions that configure Instruction and Data cache. - @{ - */ - -/* Cache Size ID Register Macros */ -#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos) -#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos ) - - -/** - \brief Enable I-Cache - \details Turns on I-Cache - */ -__STATIC_INLINE void SCB_EnableICache (void) -{ - #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) - __DSB(); - __ISB(); - SCB->ICIALLU = 0UL; /* invalidate I-Cache */ - __DSB(); - __ISB(); - SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; /* enable I-Cache */ - __DSB(); - __ISB(); - #endif -} - - -/** - \brief Disable I-Cache - \details Turns off I-Cache - */ -__STATIC_INLINE void SCB_DisableICache (void) -{ - #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) - __DSB(); - __ISB(); - SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; /* disable I-Cache */ - SCB->ICIALLU = 0UL; /* invalidate I-Cache */ - __DSB(); - __ISB(); - #endif -} - - -/** - \brief Invalidate I-Cache - \details Invalidates I-Cache - */ -__STATIC_INLINE void SCB_InvalidateICache (void) -{ - #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) - __DSB(); - __ISB(); - SCB->ICIALLU = 0UL; - __DSB(); - __ISB(); - #endif -} - - -/** - \brief Enable D-Cache - \details Turns on D-Cache - */ -__STATIC_INLINE void SCB_EnableDCache (void) -{ - #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) - uint32_t ccsidr; - uint32_t sets; - uint32_t ways; - - SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ - __DSB(); - - ccsidr = SCB->CCSIDR; - - /* invalidate D-Cache */ - sets = (uint32_t)(CCSIDR_SETS(ccsidr)); - do { - ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); - do { - SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | - ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); - #if defined ( __CC_ARM ) - __schedule_barrier(); - #endif - } while (ways-- != 0U); - } while(sets-- != 0U); - __DSB(); - - SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; /* enable D-Cache */ - - __DSB(); - __ISB(); - #endif -} - - -/** - \brief Disable D-Cache - \details Turns off D-Cache - */ -__STATIC_INLINE void SCB_DisableDCache (void) -{ - #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) - uint32_t ccsidr; - uint32_t sets; - uint32_t ways; - - SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ - __DSB(); - - SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; /* disable D-Cache */ - __DSB(); - - ccsidr = SCB->CCSIDR; - - /* clean & invalidate D-Cache */ - sets = (uint32_t)(CCSIDR_SETS(ccsidr)); - do { - ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); - do { - SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | - ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); - #if defined ( __CC_ARM ) - __schedule_barrier(); - #endif - } while (ways-- != 0U); - } while(sets-- != 0U); - - __DSB(); - __ISB(); - #endif -} - - -/** - \brief Invalidate D-Cache - \details Invalidates D-Cache - */ -__STATIC_INLINE void SCB_InvalidateDCache (void) -{ - #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) - uint32_t ccsidr; - uint32_t sets; - uint32_t ways; - - SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ - __DSB(); - - ccsidr = SCB->CCSIDR; - - /* invalidate D-Cache */ - sets = (uint32_t)(CCSIDR_SETS(ccsidr)); - do { - ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); - do { - SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | - ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); - #if defined ( __CC_ARM ) - __schedule_barrier(); - #endif - } while (ways-- != 0U); - } while(sets-- != 0U); - - __DSB(); - __ISB(); - #endif -} - - -/** - \brief Clean D-Cache - \details Cleans D-Cache - */ -__STATIC_INLINE void SCB_CleanDCache (void) -{ - #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) - uint32_t ccsidr; - uint32_t sets; - uint32_t ways; - - SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ - __DSB(); - - ccsidr = SCB->CCSIDR; - - /* clean D-Cache */ - sets = (uint32_t)(CCSIDR_SETS(ccsidr)); - do { - ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); - do { - SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | - ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk) ); - #if defined ( __CC_ARM ) - __schedule_barrier(); - #endif - } while (ways-- != 0U); - } while(sets-- != 0U); - - __DSB(); - __ISB(); - #endif -} - - -/** - \brief Clean & Invalidate D-Cache - \details Cleans and Invalidates D-Cache - */ -__STATIC_INLINE void SCB_CleanInvalidateDCache (void) -{ - #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) - uint32_t ccsidr; - uint32_t sets; - uint32_t ways; - - SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ - __DSB(); - - ccsidr = SCB->CCSIDR; - - /* clean & invalidate D-Cache */ - sets = (uint32_t)(CCSIDR_SETS(ccsidr)); - do { - ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); - do { - SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | - ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); - #if defined ( __CC_ARM ) - __schedule_barrier(); - #endif - } while (ways-- != 0U); - } while(sets-- != 0U); - - __DSB(); - __ISB(); - #endif -} - - -/** - \brief D-Cache Invalidate by address - \details Invalidates D-Cache for the given address - \param[in] addr address (aligned to 32-byte boundary) - \param[in] dsize size of memory block (in number of bytes) -*/ -__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) -{ - #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) - int32_t op_size = dsize; - uint32_t op_addr = (uint32_t)addr; - int32_t linesize = 32; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ - - __DSB(); - - while (op_size > 0) { - SCB->DCIMVAC = op_addr; - op_addr += (uint32_t)linesize; - op_size -= linesize; - } - - __DSB(); - __ISB(); - #endif -} - - -/** - \brief D-Cache Clean by address - \details Cleans D-Cache for the given address - \param[in] addr address (aligned to 32-byte boundary) - \param[in] dsize size of memory block (in number of bytes) -*/ -__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize) -{ - #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) - int32_t op_size = dsize; - uint32_t op_addr = (uint32_t) addr; - int32_t linesize = 32; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ - - __DSB(); - - while (op_size > 0) { - SCB->DCCMVAC = op_addr; - op_addr += (uint32_t)linesize; - op_size -= linesize; - } - - __DSB(); - __ISB(); - #endif -} - - -/** - \brief D-Cache Clean and Invalidate by address - \details Cleans and invalidates D_Cache for the given address - \param[in] addr address (aligned to 32-byte boundary) - \param[in] dsize size of memory block (in number of bytes) -*/ -__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) -{ - #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) - int32_t op_size = dsize; - uint32_t op_addr = (uint32_t) addr; - int32_t linesize = 32; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ - - __DSB(); - - while (op_size > 0) { - SCB->DCCIMVAC = op_addr; - op_addr += (uint32_t)linesize; - op_size -= linesize; - } - - __DSB(); - __ISB(); - #endif -} - - -/*@} end of CMSIS_Core_CacheFunctions */ - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - -/* ##################################### Debug In/Output function ########################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_core_DebugFunctions ITM Functions - \brief Functions that access the ITM debug interface. - @{ - */ - -extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ -#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ - - -/** - \brief ITM Send Character - \details Transmits a character via the ITM channel 0, and - \li Just returns when no debugger is connected that has booked the output. - \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. - \param [in] ch Character to transmit. - \returns Character to transmit. - */ -__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) -{ - if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ - ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ - { - while (ITM->PORT[0U].u32 == 0UL) - { - __NOP(); - } - ITM->PORT[0U].u8 = (uint8_t)ch; - } - return (ch); -} - - -/** - \brief ITM Receive Character - \details Inputs a character via the external variable \ref ITM_RxBuffer. - \return Received character. - \return -1 No character pending. - */ -__STATIC_INLINE int32_t ITM_ReceiveChar (void) -{ - int32_t ch = -1; /* no character available */ - - if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) - { - ch = ITM_RxBuffer; - ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ - } - - return (ch); -} - - -/** - \brief ITM Check Character - \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. - \return 0 No character available. - \return 1 Character available. - */ -__STATIC_INLINE int32_t ITM_CheckChar (void) -{ - - if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) - { - return (0); /* no character available */ - } - else - { - return (1); /* character available */ - } -} - -/*@} end of CMSIS_core_DebugFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_CM7_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_sc000.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_sc000.h deleted file mode 100644 index 9b67c92..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_sc000.h +++ /dev/null @@ -1,1022 +0,0 @@ -/**************************************************************************//** - * @file core_sc000.h - * @brief CMSIS SC000 Core Peripheral Access Layer Header File - * @version V5.0.5 - * @date 28. May 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_SC000_H_GENERIC -#define __CORE_SC000_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup SC000 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS SC000 definitions */ -#define __SC000_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __SC000_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16U) | \ - __SC000_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_SC (000U) /*!< Cortex secure core */ - -/** __FPU_USED indicates whether an FPU is used or not. - This core does not support an FPU at all -*/ -#define __FPU_USED 0U - -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_SC000_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_SC000_H_DEPENDANT -#define __CORE_SC000_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __SC000_REV - #define __SC000_REV 0x0000U - #warning "__SC000_REV not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 2U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group SC000 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core MPU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ - uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t _reserved0:1; /*!< bit: 0 Reserved */ - uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[31U]; - __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[31U]; - __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[31U]; - __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[31U]; - uint32_t RESERVED4[64U]; - __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ -} NVIC_Type; - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - uint32_t RESERVED0[1U]; - __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ - uint32_t RESERVED1[154U]; - __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ -#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ -#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) - \brief Type definitions for the System Control and ID Register not in the SCB - @{ - */ - -/** - \brief Structure type to access the System Control and ID Register not in the SCB. - */ -typedef struct -{ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ -} SCnSCB_Type; - -/* Auxiliary Control Register Definitions */ -#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ -#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ - -/*@} end of group CMSIS_SCnotSCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ -} MPU_Type; - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ -#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ - -#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ -#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ - -#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ -#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ - -/* MPU Region Attribute and Size Register Definitions */ -#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ -#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ - -#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ -#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ - -#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ -#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ - -#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ -#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ - -#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ -#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ - -#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ -#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ - -#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ -#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ - -#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ -#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ - -#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ -#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ - -#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ -#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ - -/*@} end of group CMSIS_MPU */ -#endif - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. - Therefore they are not covered by the SC000 header file. - @{ - */ -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ -#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ -#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ -#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ -#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - -#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ -#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ -#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ -#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ -#endif - -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else -/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for SC000 */ -/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for SC000 */ - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ -/*#define NVIC_GetActive __NVIC_GetActive not available for SC000 */ - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* The following EXC_RETURN values are saved the LR on exception entry */ -#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ -#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ -#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ - - -/* Interrupt Priorities are WORD accessible only under Armv6-M */ -/* The following MACROS handle generation of the register offset and byte masks */ -#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) -#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) -#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) - - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } - else - { - SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | - (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - SCB_AIRCR_SYSRESETREQ_Msk); - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -/*@} end of CMSIS_Core_NVICFunctions */ - - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - return 0U; /* No FPU */ -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_SC000_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_sc300.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/core_sc300.h deleted file mode 100644 index 3e8a471..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/core_sc300.h +++ /dev/null @@ -1,1915 +0,0 @@ -/**************************************************************************//** - * @file core_sc300.h - * @brief CMSIS SC300 Core Peripheral Access Layer Header File - * @version V5.0.6 - * @date 04. June 2018 - ******************************************************************************/ -/* - * Copyright (c) 2009-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef __CORE_SC300_H_GENERIC -#define __CORE_SC300_H_GENERIC - -#include - -#ifdef __cplusplus - extern "C" { -#endif - -/** - \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions - CMSIS violates the following MISRA-C:2004 rules: - - \li Required Rule 8.5, object/function definition in header file.
- Function definitions in header files are used to allow 'inlining'. - - \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
- Unions are used for effective representation of core registers. - - \li Advisory Rule 19.7, Function-like macro defined.
- Function-like macros are used to allow more efficient code. - */ - - -/******************************************************************************* - * CMSIS definitions - ******************************************************************************/ -/** - \ingroup SC3000 - @{ - */ - -#include "cmsis_version.h" - -/* CMSIS SC300 definitions */ -#define __SC300_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ -#define __SC300_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ -#define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN << 16U) | \ - __SC300_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ - -#define __CORTEX_SC (300U) /*!< Cortex secure core */ - -/** __FPU_USED indicates whether an FPU is used or not. - This core does not support an FPU at all -*/ -#define __FPU_USED 0U - -#if defined ( __CC_ARM ) - #if defined __TARGET_FPU_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) - #if defined __ARM_PCS_VFP - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __GNUC__ ) - #if defined (__VFP_FP__) && !defined(__SOFTFP__) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __ICCARM__ ) - #if defined __ARMVFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TI_ARM__ ) - #if defined __TI_VFP_SUPPORT__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __TASKING__ ) - #if defined __FPU_VFP__ - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#elif defined ( __CSMC__ ) - #if ( __CSMC__ & 0x400U) - #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" - #endif - -#endif - -#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_SC300_H_GENERIC */ - -#ifndef __CMSIS_GENERIC - -#ifndef __CORE_SC300_H_DEPENDANT -#define __CORE_SC300_H_DEPENDANT - -#ifdef __cplusplus - extern "C" { -#endif - -/* check device defines and use defaults */ -#if defined __CHECK_DEVICE_DEFINES - #ifndef __SC300_REV - #define __SC300_REV 0x0000U - #warning "__SC300_REV not defined in device header file; using default!" - #endif - - #ifndef __MPU_PRESENT - #define __MPU_PRESENT 0U - #warning "__MPU_PRESENT not defined in device header file; using default!" - #endif - - #ifndef __NVIC_PRIO_BITS - #define __NVIC_PRIO_BITS 3U - #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" - #endif - - #ifndef __Vendor_SysTickConfig - #define __Vendor_SysTickConfig 0U - #warning "__Vendor_SysTickConfig not defined in device header file; using default!" - #endif -#endif - -/* IO definitions (access restrictions to peripheral registers) */ -/** - \defgroup CMSIS_glob_defs CMSIS Global Defines - - IO Type Qualifiers are used - \li to specify the access to peripheral variables. - \li for automatic generation of peripheral register debug information. -*/ -#ifdef __cplusplus - #define __I volatile /*!< Defines 'read only' permissions */ -#else - #define __I volatile const /*!< Defines 'read only' permissions */ -#endif -#define __O volatile /*!< Defines 'write only' permissions */ -#define __IO volatile /*!< Defines 'read / write' permissions */ - -/* following defines should be used for structure members */ -#define __IM volatile const /*! Defines 'read only' structure member permissions */ -#define __OM volatile /*! Defines 'write only' structure member permissions */ -#define __IOM volatile /*! Defines 'read / write' structure member permissions */ - -/*@} end of group SC300 */ - - - -/******************************************************************************* - * Register Abstraction - Core Register contain: - - Core Register - - Core NVIC Register - - Core SCB Register - - Core SysTick Register - - Core Debug Register - - Core MPU Register - ******************************************************************************/ -/** - \defgroup CMSIS_core_register Defines and Type Definitions - \brief Type definitions and defines for Cortex-M processor based devices. -*/ - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CORE Status and Control Registers - \brief Core Register type definitions. - @{ - */ - -/** - \brief Union type to access the Application Program Status Register (APSR). - */ -typedef union -{ - struct - { - uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} APSR_Type; - -/* APSR Register Definitions */ -#define APSR_N_Pos 31U /*!< APSR: N Position */ -#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ - -#define APSR_Z_Pos 30U /*!< APSR: Z Position */ -#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ - -#define APSR_C_Pos 29U /*!< APSR: C Position */ -#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ - -#define APSR_V_Pos 28U /*!< APSR: V Position */ -#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ - -#define APSR_Q_Pos 27U /*!< APSR: Q Position */ -#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ - - -/** - \brief Union type to access the Interrupt Program Status Register (IPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} IPSR_Type; - -/* IPSR Register Definitions */ -#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ -#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ - - -/** - \brief Union type to access the Special-Purpose Program Status Registers (xPSR). - */ -typedef union -{ - struct - { - uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ - uint32_t _reserved0:1; /*!< bit: 9 Reserved */ - uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ - uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ - uint32_t T:1; /*!< bit: 24 Thumb bit */ - uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ - uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ - uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ - uint32_t C:1; /*!< bit: 29 Carry condition code flag */ - uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ - uint32_t N:1; /*!< bit: 31 Negative condition code flag */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} xPSR_Type; - -/* xPSR Register Definitions */ -#define xPSR_N_Pos 31U /*!< xPSR: N Position */ -#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ - -#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ -#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ - -#define xPSR_C_Pos 29U /*!< xPSR: C Position */ -#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ - -#define xPSR_V_Pos 28U /*!< xPSR: V Position */ -#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ - -#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ -#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ - -#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ -#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ - -#define xPSR_T_Pos 24U /*!< xPSR: T Position */ -#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ - -#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ -#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ - -#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ -#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ - - -/** - \brief Union type to access the Control Registers (CONTROL). - */ -typedef union -{ - struct - { - uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ - uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ - uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ - } b; /*!< Structure used for bit access */ - uint32_t w; /*!< Type used for word access */ -} CONTROL_Type; - -/* CONTROL Register Definitions */ -#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ -#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ - -#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ -#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ - -/*@} end of group CMSIS_CORE */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) - \brief Type definitions for the NVIC Registers - @{ - */ - -/** - \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). - */ -typedef struct -{ - __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ - uint32_t RESERVED0[24U]; - __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ - uint32_t RSERVED1[24U]; - __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ - uint32_t RESERVED2[24U]; - __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ - uint32_t RESERVED3[24U]; - __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ - uint32_t RESERVED4[56U]; - __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ - uint32_t RESERVED5[644U]; - __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ -} NVIC_Type; - -/* Software Triggered Interrupt Register Definitions */ -#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ -#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_NVIC */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCB System Control Block (SCB) - \brief Type definitions for the System Control Block Registers - @{ - */ - -/** - \brief Structure type to access the System Control Block (SCB). - */ -typedef struct -{ - __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ - __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ - __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ - __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ - __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ - __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ - __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ - __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ - __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ - __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ - __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ - __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ - __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ - __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ - __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ - __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ - __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ - __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ - __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ - uint32_t RESERVED0[5U]; - __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ - uint32_t RESERVED1[129U]; - __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ -} SCB_Type; - -/* SCB CPUID Register Definitions */ -#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ -#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ - -#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ -#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ - -#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ -#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ - -#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ -#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ - -#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ -#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ - -/* SCB Interrupt Control State Register Definitions */ -#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ -#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ - -#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ -#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ - -#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ -#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ - -#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ -#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ - -#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ -#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ - -#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ -#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ - -#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ -#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ - -#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ -#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ - -#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ -#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ - -#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ -#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ - -/* SCB Vector Table Offset Register Definitions */ -#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ -#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ - -#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ -#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ - -/* SCB Application Interrupt and Reset Control Register Definitions */ -#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ -#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ - -#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ -#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ - -#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ -#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ - -#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ -#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ - -#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ -#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ - -#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ -#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ - -#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ -#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ - -/* SCB System Control Register Definitions */ -#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ -#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ - -#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ -#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ - -#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ -#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ - -/* SCB Configuration Control Register Definitions */ -#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ -#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ - -#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ -#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ - -#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ -#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ - -#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ -#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ - -#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ -#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ - -#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ -#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ - -/* SCB System Handler Control and State Register Definitions */ -#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ -#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ - -#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ -#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ - -#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ -#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ - -#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ -#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ - -#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ -#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ - -#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ -#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ - -#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ -#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ - -#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ -#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ - -#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ -#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ - -#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ -#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ - -#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ -#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ - -#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ -#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ - -#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ -#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ - -#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ -#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ - -/* SCB Configurable Fault Status Register Definitions */ -#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ -#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ - -#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ -#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ - -#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ -#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ - -/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ -#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ - -#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ -#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ - -#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ -#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ - -#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ -#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ - -#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ -#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ - -/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ -#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ - -#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ -#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ - -#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ -#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ - -#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ -#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ - -#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ -#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ - -#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ -#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ - -/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ -#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ -#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ - -#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ -#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ - -#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ -#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ - -#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ -#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ - -#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ -#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ - -#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ -#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ - -/* SCB Hard Fault Status Register Definitions */ -#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ -#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ - -#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ -#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ - -#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ -#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ - -/* SCB Debug Fault Status Register Definitions */ -#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ -#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ - -#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ -#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ - -#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ -#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ - -#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ -#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ - -#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ -#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ - -/*@} end of group CMSIS_SCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) - \brief Type definitions for the System Control and ID Register not in the SCB - @{ - */ - -/** - \brief Structure type to access the System Control and ID Register not in the SCB. - */ -typedef struct -{ - uint32_t RESERVED0[1U]; - __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ - uint32_t RESERVED1[1U]; -} SCnSCB_Type; - -/* Interrupt Controller Type Register Definitions */ -#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ -#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ - -/*@} end of group CMSIS_SCnotSCB */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_SysTick System Tick Timer (SysTick) - \brief Type definitions for the System Timer Registers. - @{ - */ - -/** - \brief Structure type to access the System Timer (SysTick). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ - __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ - __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ - __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ -} SysTick_Type; - -/* SysTick Control / Status Register Definitions */ -#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ -#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ - -#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ -#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ - -#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ -#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ - -#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ -#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ - -/* SysTick Reload Register Definitions */ -#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ -#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ - -/* SysTick Current Register Definitions */ -#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ -#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ - -/* SysTick Calibration Register Definitions */ -#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ -#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ - -#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ -#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ - -#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ -#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ - -/*@} end of group CMSIS_SysTick */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) - \brief Type definitions for the Instrumentation Trace Macrocell (ITM) - @{ - */ - -/** - \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). - */ -typedef struct -{ - __OM union - { - __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ - __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ - __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ - } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ - uint32_t RESERVED0[864U]; - __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ - uint32_t RESERVED1[15U]; - __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ - uint32_t RESERVED2[15U]; - __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ - uint32_t RESERVED3[29U]; - __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ - __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ - __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ - uint32_t RESERVED4[43U]; - __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ - __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ - uint32_t RESERVED5[6U]; - __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ - __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ - __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ - __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ - __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ - __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ - __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ - __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ - __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ - __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ - __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ - __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ -} ITM_Type; - -/* ITM Trace Privilege Register Definitions */ -#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ -#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ - -/* ITM Trace Control Register Definitions */ -#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ -#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ - -#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ -#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ - -#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ -#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ - -#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ -#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ - -#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ -#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ - -#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ -#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ - -#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ -#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ - -#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ -#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ - -#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ -#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ - -/* ITM Integration Write Register Definitions */ -#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ -#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ - -/* ITM Integration Read Register Definitions */ -#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ -#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ - -/* ITM Integration Mode Control Register Definitions */ -#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ -#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ - -/* ITM Lock Status Register Definitions */ -#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ -#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ - -#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ -#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ - -#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ -#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ - -/*@}*/ /* end of group CMSIS_ITM */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) - \brief Type definitions for the Data Watchpoint and Trace (DWT) - @{ - */ - -/** - \brief Structure type to access the Data Watchpoint and Trace Register (DWT). - */ -typedef struct -{ - __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ - __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ - __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ - __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ - __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ - __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ - __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ - __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ - __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ - __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ - __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ - uint32_t RESERVED0[1U]; - __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ - __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ - __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ - uint32_t RESERVED1[1U]; - __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ - __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ - __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ - uint32_t RESERVED2[1U]; - __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ - __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ - __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ -} DWT_Type; - -/* DWT Control Register Definitions */ -#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ -#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ - -#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ -#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ - -#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ -#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ - -#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ -#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ - -#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ -#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ - -#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ -#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ - -#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ -#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ - -#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ -#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ - -#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ -#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ - -#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ -#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ - -#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ -#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ - -#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ -#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ - -#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ -#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ - -#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ -#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ - -#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ -#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ - -#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ -#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ - -#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ -#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ - -#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ -#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ - -/* DWT CPI Count Register Definitions */ -#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ -#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ - -/* DWT Exception Overhead Count Register Definitions */ -#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ -#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ - -/* DWT Sleep Count Register Definitions */ -#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ -#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ - -/* DWT LSU Count Register Definitions */ -#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ -#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ - -/* DWT Folded-instruction Count Register Definitions */ -#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ -#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ - -/* DWT Comparator Mask Register Definitions */ -#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ -#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ - -/* DWT Comparator Function Register Definitions */ -#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ -#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ - -#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ -#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ - -#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ -#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ - -#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ -#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ - -#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ -#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ - -#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ -#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ - -#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ -#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ - -#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ -#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ - -#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ -#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ - -/*@}*/ /* end of group CMSIS_DWT */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_TPI Trace Port Interface (TPI) - \brief Type definitions for the Trace Port Interface (TPI) - @{ - */ - -/** - \brief Structure type to access the Trace Port Interface Register (TPI). - */ -typedef struct -{ - __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ - __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ - uint32_t RESERVED0[2U]; - __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ - uint32_t RESERVED1[55U]; - __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ - uint32_t RESERVED2[131U]; - __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ - __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ - __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ - uint32_t RESERVED3[759U]; - __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ - __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ - __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ - uint32_t RESERVED4[1U]; - __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ - __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ - __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ - uint32_t RESERVED5[39U]; - __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ - __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ - uint32_t RESERVED7[8U]; - __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ - __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ -} TPI_Type; - -/* TPI Asynchronous Clock Prescaler Register Definitions */ -#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ -#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ - -/* TPI Selected Pin Protocol Register Definitions */ -#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ -#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ - -/* TPI Formatter and Flush Status Register Definitions */ -#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ -#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ - -#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ -#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ - -#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ -#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ - -#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ -#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ - -/* TPI Formatter and Flush Control Register Definitions */ -#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ -#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ - -#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ -#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ - -/* TPI TRIGGER Register Definitions */ -#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ -#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ - -/* TPI Integration ETM Data Register Definitions (FIFO0) */ -#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ -#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ - -#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ -#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ - -#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ -#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ - -#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ -#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ - -#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ -#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ - -#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ -#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ - -#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ -#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ - -/* TPI ITATBCTR2 Register Definitions */ -#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ -#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ - -#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ -#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ - -/* TPI Integration ITM Data Register Definitions (FIFO1) */ -#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ -#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ - -#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ -#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ - -#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ -#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ - -#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ -#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ - -#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ -#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ - -#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ -#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ - -#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ -#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ - -/* TPI ITATBCTR0 Register Definitions */ -#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ -#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ - -#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ -#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ - -/* TPI Integration Mode Control Register Definitions */ -#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ -#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ - -/* TPI DEVID Register Definitions */ -#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ -#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ - -#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ -#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ - -#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ -#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ - -#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ -#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ - -#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ -#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ - -#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ -#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ - -/* TPI DEVTYPE Register Definitions */ -#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ -#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ - -#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ -#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ - -/*@}*/ /* end of group CMSIS_TPI */ - - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_MPU Memory Protection Unit (MPU) - \brief Type definitions for the Memory Protection Unit (MPU) - @{ - */ - -/** - \brief Structure type to access the Memory Protection Unit (MPU). - */ -typedef struct -{ - __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ - __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ - __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ - __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ - __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ - __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ - __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ - __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ - __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ - __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ - __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ -} MPU_Type; - -/* MPU Type Register Definitions */ -#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ -#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ - -#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ -#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ - -#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ -#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ - -/* MPU Control Register Definitions */ -#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ -#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ - -#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ -#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ - -#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ -#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ - -/* MPU Region Number Register Definitions */ -#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ -#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ - -/* MPU Region Base Address Register Definitions */ -#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ -#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ - -#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ -#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ - -#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ -#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ - -/* MPU Region Attribute and Size Register Definitions */ -#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ -#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ - -#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ -#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ - -#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ -#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ - -#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ -#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ - -#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ -#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ - -#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ -#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ - -#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ -#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ - -#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ -#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ - -#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ -#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ - -#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ -#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ - -/*@} end of group CMSIS_MPU */ -#endif - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) - \brief Type definitions for the Core Debug Registers - @{ - */ - -/** - \brief Structure type to access the Core Debug Register (CoreDebug). - */ -typedef struct -{ - __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ - __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ - __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ - __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ -} CoreDebug_Type; - -/* Debug Halting Control and Status Register Definitions */ -#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ -#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ - -#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ -#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ - -#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ -#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ - -#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ -#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ - -#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ -#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ - -#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ -#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ - -#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ -#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ - -#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ -#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ - -#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ -#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ - -#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ -#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ - -#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ -#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ - -#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ -#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ - -/* Debug Core Register Selector Register Definitions */ -#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ -#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ - -#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ -#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ - -/* Debug Exception and Monitor Control Register Definitions */ -#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ -#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ - -#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ -#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ - -#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ -#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ - -#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ -#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ - -#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ -#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ - -#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ -#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ - -#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ -#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ - -#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ -#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ - -#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ -#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ - -#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ -#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ - -#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ -#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ - -#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ -#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ - -#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ -#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ - -/*@} end of group CMSIS_CoreDebug */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_bitfield Core register bit field macros - \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). - @{ - */ - -/** - \brief Mask and shift a bit field value for use in a register bit range. - \param[in] field Name of the register bit field. - \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. - \return Masked and shifted value. -*/ -#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) - -/** - \brief Mask and shift a register value to extract a bit filed value. - \param[in] field Name of the register bit field. - \param[in] value Value of register. This parameter is interpreted as an uint32_t type. - \return Masked and shifted bit field value. -*/ -#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) - -/*@} end of group CMSIS_core_bitfield */ - - -/** - \ingroup CMSIS_core_register - \defgroup CMSIS_core_base Core Definitions - \brief Definitions for base addresses, unions, and structures. - @{ - */ - -/* Memory mapping of Core Hardware */ -#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ -#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ -#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ -#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ -#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ -#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ -#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ -#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ - -#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ -#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ -#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ -#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ -#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ -#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ -#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ -#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ - -#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) - #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ - #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ -#endif - -/*@} */ - - - -/******************************************************************************* - * Hardware Abstraction Layer - Core Function Interface contains: - - Core NVIC Functions - - Core SysTick Functions - - Core Debug Functions - - Core Register Access Functions - ******************************************************************************/ -/** - \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference -*/ - - - -/* ########################## NVIC functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_NVICFunctions NVIC Functions - \brief Functions that manage interrupts and exceptions via the NVIC. - @{ - */ - -#ifdef CMSIS_NVIC_VIRTUAL - #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE - #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" - #endif - #include CMSIS_NVIC_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping - #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping - #define NVIC_EnableIRQ __NVIC_EnableIRQ - #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ - #define NVIC_DisableIRQ __NVIC_DisableIRQ - #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ - #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ - #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ - #define NVIC_GetActive __NVIC_GetActive - #define NVIC_SetPriority __NVIC_SetPriority - #define NVIC_GetPriority __NVIC_GetPriority - #define NVIC_SystemReset __NVIC_SystemReset -#endif /* CMSIS_NVIC_VIRTUAL */ - -#ifdef CMSIS_VECTAB_VIRTUAL - #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE - #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" - #endif - #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE -#else - #define NVIC_SetVector __NVIC_SetVector - #define NVIC_GetVector __NVIC_GetVector -#endif /* (CMSIS_VECTAB_VIRTUAL) */ - -#define NVIC_USER_IRQ_OFFSET 16 - - -/* The following EXC_RETURN values are saved the LR on exception entry */ -#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ -#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ -#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ - - - -/** - \brief Set Priority Grouping - \details Sets the priority grouping field using the required unlock sequence. - The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. - Only values from 0..7 are used. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Priority grouping field. - */ -__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) -{ - uint32_t reg_value; - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - - reg_value = SCB->AIRCR; /* read old register configuration */ - reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ - reg_value = (reg_value | - ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ - SCB->AIRCR = reg_value; -} - - -/** - \brief Get Priority Grouping - \details Reads the priority grouping field from the NVIC Interrupt Controller. - \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). - */ -__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) -{ - return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); -} - - -/** - \brief Enable Interrupt - \details Enables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Interrupt Enable status - \details Returns a device specific interrupt enable status from the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt is not enabled. - \return 1 Interrupt is enabled. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Disable Interrupt - \details Disables a device specific interrupt in the NVIC interrupt controller. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - __DSB(); - __ISB(); - } -} - - -/** - \brief Get Pending Interrupt - \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not pending. - \return 1 Interrupt status is pending. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Pending Interrupt - \details Sets the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Clear Pending Interrupt - \details Clears the pending bit of a device specific interrupt in the NVIC pending register. - \param [in] IRQn Device specific interrupt number. - \note IRQn must not be negative. - */ -__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); - } -} - - -/** - \brief Get Active Interrupt - \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. - \param [in] IRQn Device specific interrupt number. - \return 0 Interrupt status is not active. - \return 1 Interrupt status is active. - \note IRQn must not be negative. - */ -__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) -{ - if ((int32_t)(IRQn) >= 0) - { - return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); - } - else - { - return(0U); - } -} - - -/** - \brief Set Interrupt Priority - \details Sets the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \param [in] priority Priority to set. - \note The priority cannot be set for every processor exception. - */ -__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) -{ - if ((int32_t)(IRQn) >= 0) - { - NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } - else - { - SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); - } -} - - -/** - \brief Get Interrupt Priority - \details Reads the priority of a device specific interrupt or a processor exception. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Interrupt Priority. - Value is aligned automatically to the implemented priority bits of the microcontroller. - */ -__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) -{ - - if ((int32_t)(IRQn) >= 0) - { - return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); - } - else - { - return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); - } -} - - -/** - \brief Encode Priority - \details Encodes the priority for an interrupt with the given priority group, - preemptive priority value, and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. - \param [in] PriorityGroup Used priority group. - \param [in] PreemptPriority Preemptive priority value (starting from 0). - \param [in] SubPriority Subpriority value (starting from 0). - \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). - */ -__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - return ( - ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | - ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) - ); -} - - -/** - \brief Decode Priority - \details Decodes an interrupt priority value with a given priority group to - preemptive priority value and subpriority value. - In case of a conflict between priority grouping and available - priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. - \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). - \param [in] PriorityGroup Used priority group. - \param [out] pPreemptPriority Preemptive priority value (starting from 0). - \param [out] pSubPriority Subpriority value (starting from 0). - */ -__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) -{ - uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ - uint32_t PreemptPriorityBits; - uint32_t SubPriorityBits; - - PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); - SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); - - *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); - *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); -} - - -/** - \brief Set Interrupt Vector - \details Sets an interrupt vector in SRAM based interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - VTOR must been relocated to SRAM before. - \param [in] IRQn Interrupt number - \param [in] vector Address of interrupt handler function - */ -__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; -} - - -/** - \brief Get Interrupt Vector - \details Reads an interrupt vector from interrupt vector table. - The interrupt number can be positive to specify a device specific interrupt, - or negative to specify a processor exception. - \param [in] IRQn Interrupt number. - \return Address of interrupt handler function - */ -__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) -{ - uint32_t *vectors = (uint32_t *)SCB->VTOR; - return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; -} - - -/** - \brief System Reset - \details Initiates a system reset request to reset the MCU. - */ -__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) -{ - __DSB(); /* Ensure all outstanding memory accesses included - buffered write are completed before reset */ - SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | - (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | - SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ - __DSB(); /* Ensure completion of memory access */ - - for(;;) /* wait until reset */ - { - __NOP(); - } -} - -/*@} end of CMSIS_Core_NVICFunctions */ - - -/* ########################## FPU functions #################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_FpuFunctions FPU Functions - \brief Function that provides FPU type. - @{ - */ - -/** - \brief get FPU type - \details returns the FPU type - \returns - - \b 0: No FPU - - \b 1: Single precision FPU - - \b 2: Double + Single precision FPU - */ -__STATIC_INLINE uint32_t SCB_GetFPUType(void) -{ - return 0U; /* No FPU */ -} - - -/*@} end of CMSIS_Core_FpuFunctions */ - - - -/* ################################## SysTick function ############################################ */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_Core_SysTickFunctions SysTick Functions - \brief Functions that configure the System. - @{ - */ - -#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) - -/** - \brief System Tick Configuration - \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. - Counter is in free running mode to generate periodic interrupts. - \param [in] ticks Number of ticks between two interrupts. - \return 0 Function succeeded. - \return 1 Function failed. - \note When the variable __Vendor_SysTickConfig is set to 1, then the - function SysTick_Config is not included. In this case, the file device.h - must contain a vendor-specific implementation of this function. - */ -__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) -{ - if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) - { - return (1UL); /* Reload value impossible */ - } - - SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ - NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_TICKINT_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ - return (0UL); /* Function successful */ -} - -#endif - -/*@} end of CMSIS_Core_SysTickFunctions */ - - - -/* ##################################### Debug In/Output function ########################################### */ -/** - \ingroup CMSIS_Core_FunctionInterface - \defgroup CMSIS_core_DebugFunctions ITM Functions - \brief Functions that access the ITM debug interface. - @{ - */ - -extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ -#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ - - -/** - \brief ITM Send Character - \details Transmits a character via the ITM channel 0, and - \li Just returns when no debugger is connected that has booked the output. - \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. - \param [in] ch Character to transmit. - \returns Character to transmit. - */ -__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) -{ - if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ - ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ - { - while (ITM->PORT[0U].u32 == 0UL) - { - __NOP(); - } - ITM->PORT[0U].u8 = (uint8_t)ch; - } - return (ch); -} - - -/** - \brief ITM Receive Character - \details Inputs a character via the external variable \ref ITM_RxBuffer. - \return Received character. - \return -1 No character pending. - */ -__STATIC_INLINE int32_t ITM_ReceiveChar (void) -{ - int32_t ch = -1; /* no character available */ - - if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) - { - ch = ITM_RxBuffer; - ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ - } - - return (ch); -} - - -/** - \brief ITM Check Character - \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. - \return 0 No character available. - \return 1 Character available. - */ -__STATIC_INLINE int32_t ITM_CheckChar (void) -{ - - if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) - { - return (0); /* no character available */ - } - else - { - return (1); /* character available */ - } -} - -/*@} end of CMSIS_core_DebugFunctions */ - - - - -#ifdef __cplusplus -} -#endif - -#endif /* __CORE_SC300_H_DEPENDANT */ - -#endif /* __CMSIS_GENERIC */ diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/mpu_armv7.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/mpu_armv7.h deleted file mode 100644 index 0142203..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/mpu_armv7.h +++ /dev/null @@ -1,270 +0,0 @@ -/****************************************************************************** - * @file mpu_armv7.h - * @brief CMSIS MPU API for Armv7-M MPU - * @version V5.0.4 - * @date 10. January 2018 - ******************************************************************************/ -/* - * Copyright (c) 2017-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef ARM_MPU_ARMV7_H -#define ARM_MPU_ARMV7_H - -#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes -#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes -#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes -#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes -#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes -#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte -#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes -#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes -#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes -#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes -#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes -#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes -#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes -#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes -#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes -#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte -#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes -#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes -#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes -#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes -#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes -#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes -#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes -#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes -#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes -#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte -#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes -#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes - -#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access -#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only -#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only -#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access -#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only -#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access - -/** MPU Region Base Address Register Value -* -* \param Region The region to be configured, number 0 to 15. -* \param BaseAddress The base address for the region. -*/ -#define ARM_MPU_RBAR(Region, BaseAddress) \ - (((BaseAddress) & MPU_RBAR_ADDR_Msk) | \ - ((Region) & MPU_RBAR_REGION_Msk) | \ - (MPU_RBAR_VALID_Msk)) - -/** -* MPU Memory Access Attributes -* -* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. -* \param IsShareable Region is shareable between multiple bus masters. -* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. -* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. -*/ -#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ - ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \ - (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \ - (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \ - (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) - -/** -* MPU Region Attribute and Size Register Value -* -* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. -* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. -* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_. -* \param SubRegionDisable Sub-region disable field. -* \param Size Region size of the region to be configured, for example 4K, 8K. -*/ -#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \ - ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \ - (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \ - (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) - -/** -* MPU Region Attribute and Size Register Value -* -* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. -* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. -* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. -* \param IsShareable Region is shareable between multiple bus masters. -* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. -* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. -* \param SubRegionDisable Sub-region disable field. -* \param Size Region size of the region to be configured, for example 4K, 8K. -*/ -#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ - ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) - -/** -* MPU Memory Access Attribute for strongly ordered memory. -* - TEX: 000b -* - Shareable -* - Non-cacheable -* - Non-bufferable -*/ -#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) - -/** -* MPU Memory Access Attribute for device memory. -* - TEX: 000b (if non-shareable) or 010b (if shareable) -* - Shareable or non-shareable -* - Non-cacheable -* - Bufferable (if shareable) or non-bufferable (if non-shareable) -* -* \param IsShareable Configures the device memory as shareable or non-shareable. -*/ -#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) - -/** -* MPU Memory Access Attribute for normal memory. -* - TEX: 1BBb (reflecting outer cacheability rules) -* - Shareable or non-shareable -* - Cacheable or non-cacheable (reflecting inner cacheability rules) -* - Bufferable or non-bufferable (reflecting inner cacheability rules) -* -* \param OuterCp Configures the outer cache policy. -* \param InnerCp Configures the inner cache policy. -* \param IsShareable Configures the memory as shareable or non-shareable. -*/ -#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) - -/** -* MPU Memory Access Attribute non-cacheable policy. -*/ -#define ARM_MPU_CACHEP_NOCACHE 0U - -/** -* MPU Memory Access Attribute write-back, write and read allocate policy. -*/ -#define ARM_MPU_CACHEP_WB_WRA 1U - -/** -* MPU Memory Access Attribute write-through, no write allocate policy. -*/ -#define ARM_MPU_CACHEP_WT_NWA 2U - -/** -* MPU Memory Access Attribute write-back, no write allocate policy. -*/ -#define ARM_MPU_CACHEP_WB_NWA 3U - - -/** -* Struct for a single MPU Region -*/ -typedef struct { - uint32_t RBAR; //!< The region base address register value (RBAR) - uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR -} ARM_MPU_Region_t; - -/** Enable the MPU. -* \param MPU_Control Default access permissions for unconfigured regions. -*/ -__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) -{ - __DSB(); - __ISB(); - MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; -#ifdef SCB_SHCSR_MEMFAULTENA_Msk - SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; -#endif -} - -/** Disable the MPU. -*/ -__STATIC_INLINE void ARM_MPU_Disable(void) -{ - __DSB(); - __ISB(); -#ifdef SCB_SHCSR_MEMFAULTENA_Msk - SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; -#endif - MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; -} - -/** Clear and disable the given MPU region. -* \param rnr Region number to be cleared. -*/ -__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) -{ - MPU->RNR = rnr; - MPU->RASR = 0U; -} - -/** Configure an MPU region. -* \param rbar Value for RBAR register. -* \param rsar Value for RSAR register. -*/ -__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr) -{ - MPU->RBAR = rbar; - MPU->RASR = rasr; -} - -/** Configure the given MPU region. -* \param rnr Region number to be configured. -* \param rbar Value for RBAR register. -* \param rsar Value for RSAR register. -*/ -__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr) -{ - MPU->RNR = rnr; - MPU->RBAR = rbar; - MPU->RASR = rasr; -} - -/** Memcopy with strictly ordered memory access, e.g. for register targets. -* \param dst Destination data is copied to. -* \param src Source data is copied from. -* \param len Amount of data words to be copied. -*/ -__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) -{ - uint32_t i; - for (i = 0U; i < len; ++i) - { - dst[i] = src[i]; - } -} - -/** Load the given number of MPU regions from a table. -* \param table Pointer to the MPU configuration table. -* \param cnt Amount of regions to be configured. -*/ -__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) -{ - const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; - while (cnt > MPU_TYPE_RALIASES) { - orderedCpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); - table += MPU_TYPE_RALIASES; - cnt -= MPU_TYPE_RALIASES; - } - orderedCpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize); -} - -#endif diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/mpu_armv8.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/mpu_armv8.h deleted file mode 100644 index 62571da..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/mpu_armv8.h +++ /dev/null @@ -1,333 +0,0 @@ -/****************************************************************************** - * @file mpu_armv8.h - * @brief CMSIS MPU API for Armv8-M MPU - * @version V5.0.4 - * @date 10. January 2018 - ******************************************************************************/ -/* - * Copyright (c) 2017-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef ARM_MPU_ARMV8_H -#define ARM_MPU_ARMV8_H - -/** \brief Attribute for device memory (outer only) */ -#define ARM_MPU_ATTR_DEVICE ( 0U ) - -/** \brief Attribute for non-cacheable, normal memory */ -#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U ) - -/** \brief Attribute for normal memory (outer and inner) -* \param NT Non-Transient: Set to 1 for non-transient data. -* \param WB Write-Back: Set to 1 to use write-back update policy. -* \param RA Read Allocation: Set to 1 to use cache allocation on read miss. -* \param WA Write Allocation: Set to 1 to use cache allocation on write miss. -*/ -#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \ - (((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U)) - -/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */ -#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U) - -/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */ -#define ARM_MPU_ATTR_DEVICE_nGnRE (1U) - -/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */ -#define ARM_MPU_ATTR_DEVICE_nGRE (2U) - -/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */ -#define ARM_MPU_ATTR_DEVICE_GRE (3U) - -/** \brief Memory Attribute -* \param O Outer memory attributes -* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes -*/ -#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U))) - -/** \brief Normal memory non-shareable */ -#define ARM_MPU_SH_NON (0U) - -/** \brief Normal memory outer shareable */ -#define ARM_MPU_SH_OUTER (2U) - -/** \brief Normal memory inner shareable */ -#define ARM_MPU_SH_INNER (3U) - -/** \brief Memory access permissions -* \param RO Read-Only: Set to 1 for read-only memory. -* \param NP Non-Privileged: Set to 1 for non-privileged memory. -*/ -#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U)) - -/** \brief Region Base Address Register value -* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned. -* \param SH Defines the Shareability domain for this memory region. -* \param RO Read-Only: Set to 1 for a read-only memory region. -* \param NP Non-Privileged: Set to 1 for a non-privileged memory region. -* \oaram XN eXecute Never: Set to 1 for a non-executable memory region. -*/ -#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \ - ((BASE & MPU_RBAR_BASE_Msk) | \ - ((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \ - ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \ - ((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk)) - -/** \brief Region Limit Address Register value -* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended. -* \param IDX The attribute index to be associated with this memory region. -*/ -#define ARM_MPU_RLAR(LIMIT, IDX) \ - ((LIMIT & MPU_RLAR_LIMIT_Msk) | \ - ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \ - (MPU_RLAR_EN_Msk)) - -/** -* Struct for a single MPU Region -*/ -typedef struct { - uint32_t RBAR; /*!< Region Base Address Register value */ - uint32_t RLAR; /*!< Region Limit Address Register value */ -} ARM_MPU_Region_t; - -/** Enable the MPU. -* \param MPU_Control Default access permissions for unconfigured regions. -*/ -__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) -{ - __DSB(); - __ISB(); - MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; -#ifdef SCB_SHCSR_MEMFAULTENA_Msk - SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; -#endif -} - -/** Disable the MPU. -*/ -__STATIC_INLINE void ARM_MPU_Disable(void) -{ - __DSB(); - __ISB(); -#ifdef SCB_SHCSR_MEMFAULTENA_Msk - SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; -#endif - MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; -} - -#ifdef MPU_NS -/** Enable the Non-secure MPU. -* \param MPU_Control Default access permissions for unconfigured regions. -*/ -__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control) -{ - __DSB(); - __ISB(); - MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; -#ifdef SCB_SHCSR_MEMFAULTENA_Msk - SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; -#endif -} - -/** Disable the Non-secure MPU. -*/ -__STATIC_INLINE void ARM_MPU_Disable_NS(void) -{ - __DSB(); - __ISB(); -#ifdef SCB_SHCSR_MEMFAULTENA_Msk - SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; -#endif - MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk; -} -#endif - -/** Set the memory attribute encoding to the given MPU. -* \param mpu Pointer to the MPU to be configured. -* \param idx The attribute index to be set [0-7] -* \param attr The attribute value to be set. -*/ -__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr) -{ - const uint8_t reg = idx / 4U; - const uint32_t pos = ((idx % 4U) * 8U); - const uint32_t mask = 0xFFU << pos; - - if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) { - return; // invalid index - } - - mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask)); -} - -/** Set the memory attribute encoding. -* \param idx The attribute index to be set [0-7] -* \param attr The attribute value to be set. -*/ -__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr) -{ - ARM_MPU_SetMemAttrEx(MPU, idx, attr); -} - -#ifdef MPU_NS -/** Set the memory attribute encoding to the Non-secure MPU. -* \param idx The attribute index to be set [0-7] -* \param attr The attribute value to be set. -*/ -__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr) -{ - ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr); -} -#endif - -/** Clear and disable the given MPU region of the given MPU. -* \param mpu Pointer to MPU to be used. -* \param rnr Region number to be cleared. -*/ -__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr) -{ - mpu->RNR = rnr; - mpu->RLAR = 0U; -} - -/** Clear and disable the given MPU region. -* \param rnr Region number to be cleared. -*/ -__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) -{ - ARM_MPU_ClrRegionEx(MPU, rnr); -} - -#ifdef MPU_NS -/** Clear and disable the given Non-secure MPU region. -* \param rnr Region number to be cleared. -*/ -__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr) -{ - ARM_MPU_ClrRegionEx(MPU_NS, rnr); -} -#endif - -/** Configure the given MPU region of the given MPU. -* \param mpu Pointer to MPU to be used. -* \param rnr Region number to be configured. -* \param rbar Value for RBAR register. -* \param rlar Value for RLAR register. -*/ -__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar) -{ - mpu->RNR = rnr; - mpu->RBAR = rbar; - mpu->RLAR = rlar; -} - -/** Configure the given MPU region. -* \param rnr Region number to be configured. -* \param rbar Value for RBAR register. -* \param rlar Value for RLAR register. -*/ -__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar) -{ - ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar); -} - -#ifdef MPU_NS -/** Configure the given Non-secure MPU region. -* \param rnr Region number to be configured. -* \param rbar Value for RBAR register. -* \param rlar Value for RLAR register. -*/ -__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar) -{ - ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar); -} -#endif - -/** Memcopy with strictly ordered memory access, e.g. for register targets. -* \param dst Destination data is copied to. -* \param src Source data is copied from. -* \param len Amount of data words to be copied. -*/ -__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) -{ - uint32_t i; - for (i = 0U; i < len; ++i) - { - dst[i] = src[i]; - } -} - -/** Load the given number of MPU regions from a table to the given MPU. -* \param mpu Pointer to the MPU registers to be used. -* \param rnr First region number to be configured. -* \param table Pointer to the MPU configuration table. -* \param cnt Amount of regions to be configured. -*/ -__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) -{ - const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; - if (cnt == 1U) { - mpu->RNR = rnr; - orderedCpy(&(mpu->RBAR), &(table->RBAR), rowWordSize); - } else { - uint32_t rnrBase = rnr & ~(MPU_TYPE_RALIASES-1U); - uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES; - - mpu->RNR = rnrBase; - while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) { - uint32_t c = MPU_TYPE_RALIASES - rnrOffset; - orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize); - table += c; - cnt -= c; - rnrOffset = 0U; - rnrBase += MPU_TYPE_RALIASES; - mpu->RNR = rnrBase; - } - - orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize); - } -} - -/** Load the given number of MPU regions from a table. -* \param rnr First region number to be configured. -* \param table Pointer to the MPU configuration table. -* \param cnt Amount of regions to be configured. -*/ -__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) -{ - ARM_MPU_LoadEx(MPU, rnr, table, cnt); -} - -#ifdef MPU_NS -/** Load the given number of MPU regions from a table to the Non-secure MPU. -* \param rnr First region number to be configured. -* \param table Pointer to the MPU configuration table. -* \param cnt Amount of regions to be configured. -*/ -__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) -{ - ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt); -} -#endif - -#endif - diff --git a/bsl/makeLowLayer/Drivers/CMSIS/Include/tz_context.h b/bsl/makeLowLayer/Drivers/CMSIS/Include/tz_context.h deleted file mode 100644 index 0d09749..0000000 --- a/bsl/makeLowLayer/Drivers/CMSIS/Include/tz_context.h +++ /dev/null @@ -1,70 +0,0 @@ -/****************************************************************************** - * @file tz_context.h - * @brief Context Management for Armv8-M TrustZone - * @version V1.0.1 - * @date 10. January 2018 - ******************************************************************************/ -/* - * Copyright (c) 2017-2018 Arm Limited. All rights reserved. - * - * SPDX-License-Identifier: Apache-2.0 - * - * Licensed under the Apache License, Version 2.0 (the License); you may - * not use this file except in compliance with the License. - * You may obtain a copy of the License at - * - * www.apache.org/licenses/LICENSE-2.0 - * - * Unless required by applicable law or agreed to in writing, software - * distributed under the License is distributed on an AS IS BASIS, WITHOUT - * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. - * See the License for the specific language governing permissions and - * limitations under the License. - */ - -#if defined ( __ICCARM__ ) - #pragma system_include /* treat file as system include file for MISRA check */ -#elif defined (__clang__) - #pragma clang system_header /* treat file as system include file */ -#endif - -#ifndef TZ_CONTEXT_H -#define TZ_CONTEXT_H - -#include - -#ifndef TZ_MODULEID_T -#define TZ_MODULEID_T -/// \details Data type that identifies secure software modules called by a process. -typedef uint32_t TZ_ModuleId_t; -#endif - -/// \details TZ Memory ID identifies an allocated memory slot. -typedef uint32_t TZ_MemoryId_t; - -/// Initialize secure context memory system -/// \return execution status (1: success, 0: error) -uint32_t TZ_InitContextSystem_S (void); - -/// Allocate context memory for calling secure software modules in TrustZone -/// \param[in] module identifies software modules called from non-secure mode -/// \return value != 0 id TrustZone memory slot identifier -/// \return value 0 no memory available or internal error -TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module); - -/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S -/// \param[in] id TrustZone memory slot identifier -/// \return execution status (1: success, 0: error) -uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id); - -/// Load secure context (called on RTOS thread context switch) -/// \param[in] id TrustZone memory slot identifier -/// \return execution status (1: success, 0: error) -uint32_t TZ_LoadContext_S (TZ_MemoryId_t id); - -/// Store secure context (called on RTOS thread context switch) -/// \param[in] id TrustZone memory slot identifier -/// \return execution status (1: success, 0: error) -uint32_t TZ_StoreContext_S (TZ_MemoryId_t id); - -#endif // TZ_CONTEXT_H diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h deleted file mode 100644 index 0468a19..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h +++ /dev/null @@ -1,845 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_bus.h - * @author MCD Application Team - * @brief Header file of BUS LL module. - - @verbatim - ##### RCC Limitations ##### - ============================================================================== - [..] - A delay between an RCC peripheral clock enable and the effective peripheral - enabling should be taken into account in order to manage the peripheral read/write - from/to registers. - (+) This delay depends on the peripheral mapping. - (++) AHB & APB peripherals, 1 dummy read is necessary - - [..] - Workarounds: - (#) For AHB & APB peripherals, a dummy read to the peripheral register has been - inserted in each LL_{BUS}_GRP{x}_EnableClock() function. - - @endverbatim - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_BUS_H -#define __STM32F0xx_LL_BUS_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined(RCC) - -/** @defgroup BUS_LL BUS - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ - -/* Private constants ---------------------------------------------------------*/ - -/* Private macros ------------------------------------------------------------*/ - -/* Exported types ------------------------------------------------------------*/ -/* Exported constants --------------------------------------------------------*/ -/** @defgroup BUS_LL_Exported_Constants BUS Exported Constants - * @{ - */ - -/** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH AHB1 GRP1 PERIPH - * @{ - */ -#define LL_AHB1_GRP1_PERIPH_ALL (uint32_t)0xFFFFFFFFU -#define LL_AHB1_GRP1_PERIPH_DMA1 RCC_AHBENR_DMA1EN -#if defined(DMA2) -#define LL_AHB1_GRP1_PERIPH_DMA2 RCC_AHBENR_DMA2EN -#endif /*DMA2*/ -#define LL_AHB1_GRP1_PERIPH_SRAM RCC_AHBENR_SRAMEN -#define LL_AHB1_GRP1_PERIPH_FLASH RCC_AHBENR_FLITFEN -#define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN -#define LL_AHB1_GRP1_PERIPH_GPIOA RCC_AHBENR_GPIOAEN -#define LL_AHB1_GRP1_PERIPH_GPIOB RCC_AHBENR_GPIOBEN -#define LL_AHB1_GRP1_PERIPH_GPIOC RCC_AHBENR_GPIOCEN -#if defined(GPIOD) -#define LL_AHB1_GRP1_PERIPH_GPIOD RCC_AHBENR_GPIODEN -#endif /*GPIOD*/ -#if defined(GPIOE) -#define LL_AHB1_GRP1_PERIPH_GPIOE RCC_AHBENR_GPIOEEN -#endif /*GPIOE*/ -#define LL_AHB1_GRP1_PERIPH_GPIOF RCC_AHBENR_GPIOFEN -#if defined(TSC) -#define LL_AHB1_GRP1_PERIPH_TSC RCC_AHBENR_TSCEN -#endif /*TSC*/ -/** - * @} - */ - -/** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH APB1 GRP1 PERIPH - * @{ - */ -#define LL_APB1_GRP1_PERIPH_ALL (uint32_t)0xFFFFFFFFU -#if defined(TIM2) -#define LL_APB1_GRP1_PERIPH_TIM2 RCC_APB1ENR_TIM2EN -#endif /*TIM2*/ -#define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR_TIM3EN -#if defined(TIM6) -#define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR_TIM6EN -#endif /*TIM6*/ -#if defined(TIM7) -#define LL_APB1_GRP1_PERIPH_TIM7 RCC_APB1ENR_TIM7EN -#endif /*TIM7*/ -#define LL_APB1_GRP1_PERIPH_TIM14 RCC_APB1ENR_TIM14EN -#define LL_APB1_GRP1_PERIPH_WWDG RCC_APB1ENR_WWDGEN -#if defined(SPI2) -#define LL_APB1_GRP1_PERIPH_SPI2 RCC_APB1ENR_SPI2EN -#endif /*SPI2*/ -#if defined(USART2) -#define LL_APB1_GRP1_PERIPH_USART2 RCC_APB1ENR_USART2EN -#endif /* USART2 */ -#if defined(USART3) -#define LL_APB1_GRP1_PERIPH_USART3 RCC_APB1ENR_USART3EN -#endif /* USART3 */ -#if defined(USART4) -#define LL_APB1_GRP1_PERIPH_USART4 RCC_APB1ENR_USART4EN -#endif /* USART4 */ -#if defined(USART5) -#define LL_APB1_GRP1_PERIPH_USART5 RCC_APB1ENR_USART5EN -#endif /* USART5 */ -#define LL_APB1_GRP1_PERIPH_I2C1 RCC_APB1ENR_I2C1EN -#if defined(I2C2) -#define LL_APB1_GRP1_PERIPH_I2C2 RCC_APB1ENR_I2C2EN -#endif /*I2C2*/ -#if defined(USB) -#define LL_APB1_GRP1_PERIPH_USB RCC_APB1ENR_USBEN -#endif /* USB */ -#if defined(CAN) -#define LL_APB1_GRP1_PERIPH_CAN RCC_APB1ENR_CANEN -#endif /*CAN*/ -#if defined(CRS) -#define LL_APB1_GRP1_PERIPH_CRS RCC_APB1ENR_CRSEN -#endif /*CRS*/ -#define LL_APB1_GRP1_PERIPH_PWR RCC_APB1ENR_PWREN -#if defined(DAC) -#define LL_APB1_GRP1_PERIPH_DAC1 RCC_APB1ENR_DACEN -#endif /*DAC*/ -#if defined(CEC) -#define LL_APB1_GRP1_PERIPH_CEC RCC_APB1ENR_CECEN -#endif /*CEC*/ -/** - * @} - */ - -/** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH APB1 GRP2 PERIPH - * @{ - */ -#define LL_APB1_GRP2_PERIPH_ALL (uint32_t)0xFFFFFFFFU -#define LL_APB1_GRP2_PERIPH_SYSCFG RCC_APB2ENR_SYSCFGEN -#define LL_APB1_GRP2_PERIPH_ADC1 RCC_APB2ENR_ADC1EN -#if defined(USART8) -#define LL_APB1_GRP2_PERIPH_USART8 RCC_APB2ENR_USART8EN -#endif /*USART8*/ -#if defined(USART7) -#define LL_APB1_GRP2_PERIPH_USART7 RCC_APB2ENR_USART7EN -#endif /*USART7*/ -#if defined(USART6) -#define LL_APB1_GRP2_PERIPH_USART6 RCC_APB2ENR_USART6EN -#endif /*USART6*/ -#define LL_APB1_GRP2_PERIPH_TIM1 RCC_APB2ENR_TIM1EN -#define LL_APB1_GRP2_PERIPH_SPI1 RCC_APB2ENR_SPI1EN -#define LL_APB1_GRP2_PERIPH_USART1 RCC_APB2ENR_USART1EN -#if defined(TIM15) -#define LL_APB1_GRP2_PERIPH_TIM15 RCC_APB2ENR_TIM15EN -#endif /*TIM15*/ -#define LL_APB1_GRP2_PERIPH_TIM16 RCC_APB2ENR_TIM16EN -#define LL_APB1_GRP2_PERIPH_TIM17 RCC_APB2ENR_TIM17EN -#define LL_APB1_GRP2_PERIPH_DBGMCU RCC_APB2ENR_DBGMCUEN -/** - * @} - */ - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ -/* Exported functions --------------------------------------------------------*/ -/** @defgroup BUS_LL_Exported_Functions BUS Exported Functions - * @{ - */ - -/** @defgroup BUS_LL_EF_AHB1 AHB1 - * @{ - */ - -/** - * @brief Enable AHB1 peripherals clock. - * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_EnableClock\n - * AHBENR DMA2EN LL_AHB1_GRP1_EnableClock\n - * AHBENR SRAMEN LL_AHB1_GRP1_EnableClock\n - * AHBENR FLITFEN LL_AHB1_GRP1_EnableClock\n - * AHBENR CRCEN LL_AHB1_GRP1_EnableClock\n - * AHBENR GPIOAEN LL_AHB1_GRP1_EnableClock\n - * AHBENR GPIOBEN LL_AHB1_GRP1_EnableClock\n - * AHBENR GPIOCEN LL_AHB1_GRP1_EnableClock\n - * AHBENR GPIODEN LL_AHB1_GRP1_EnableClock\n - * AHBENR GPIOEEN LL_AHB1_GRP1_EnableClock\n - * AHBENR GPIOFEN LL_AHB1_GRP1_EnableClock\n - * AHBENR TSCEN LL_AHB1_GRP1_EnableClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) -{ - __IO uint32_t tmpreg; - SET_BIT(RCC->AHBENR, Periphs); - /* Delay after an RCC peripheral clock enabling */ - tmpreg = READ_BIT(RCC->AHBENR, Periphs); - (void)tmpreg; -} - -/** - * @brief Check if AHB1 peripheral clock is enabled or not - * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR DMA2EN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR SRAMEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR FLITFEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR CRCEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR GPIOAEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR GPIOBEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR GPIOCEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR GPIODEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR GPIOEEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR GPIOFEN LL_AHB1_GRP1_IsEnabledClock\n - * AHBENR TSCEN LL_AHB1_GRP1_IsEnabledClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - * - * (*) value not defined in all devices. - * @retval State of Periphs (1 or 0). -*/ -__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) -{ - return (READ_BIT(RCC->AHBENR, Periphs) == Periphs); -} - -/** - * @brief Disable AHB1 peripherals clock. - * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_DisableClock\n - * AHBENR DMA2EN LL_AHB1_GRP1_DisableClock\n - * AHBENR SRAMEN LL_AHB1_GRP1_DisableClock\n - * AHBENR FLITFEN LL_AHB1_GRP1_DisableClock\n - * AHBENR CRCEN LL_AHB1_GRP1_DisableClock\n - * AHBENR GPIOAEN LL_AHB1_GRP1_DisableClock\n - * AHBENR GPIOBEN LL_AHB1_GRP1_DisableClock\n - * AHBENR GPIOCEN LL_AHB1_GRP1_DisableClock\n - * AHBENR GPIODEN LL_AHB1_GRP1_DisableClock\n - * AHBENR GPIOEEN LL_AHB1_GRP1_DisableClock\n - * AHBENR GPIOFEN LL_AHB1_GRP1_DisableClock\n - * AHBENR TSCEN LL_AHB1_GRP1_DisableClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 - * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM - * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH - * @arg @ref LL_AHB1_GRP1_PERIPH_CRC - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs) -{ - CLEAR_BIT(RCC->AHBENR, Periphs); -} - -/** - * @brief Force AHB1 peripherals reset. - * @rmtoll AHBRSTR GPIOARST LL_AHB1_GRP1_ForceReset\n - * AHBRSTR GPIOBRST LL_AHB1_GRP1_ForceReset\n - * AHBRSTR GPIOCRST LL_AHB1_GRP1_ForceReset\n - * AHBRSTR GPIODRST LL_AHB1_GRP1_ForceReset\n - * AHBRSTR GPIOERST LL_AHB1_GRP1_ForceReset\n - * AHBRSTR GPIOFRST LL_AHB1_GRP1_ForceReset\n - * AHBRSTR TSCRST LL_AHB1_GRP1_ForceReset - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_AHB1_GRP1_PERIPH_ALL - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs) -{ - SET_BIT(RCC->AHBRSTR, Periphs); -} - -/** - * @brief Release AHB1 peripherals reset. - * @rmtoll AHBRSTR GPIOARST LL_AHB1_GRP1_ReleaseReset\n - * AHBRSTR GPIOBRST LL_AHB1_GRP1_ReleaseReset\n - * AHBRSTR GPIOCRST LL_AHB1_GRP1_ReleaseReset\n - * AHBRSTR GPIODRST LL_AHB1_GRP1_ReleaseReset\n - * AHBRSTR GPIOERST LL_AHB1_GRP1_ReleaseReset\n - * AHBRSTR GPIOFRST LL_AHB1_GRP1_ReleaseReset\n - * AHBRSTR TSCRST LL_AHB1_GRP1_ReleaseReset - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_AHB1_GRP1_PERIPH_ALL - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*) - * @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF - * @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*) - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs) -{ - CLEAR_BIT(RCC->AHBRSTR, Periphs); -} - -/** - * @} - */ - -/** @defgroup BUS_LL_EF_APB1_GRP1 APB1 GRP1 - * @{ - */ - -/** - * @brief Enable APB1 peripherals clock (available in register 1). - * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_EnableClock\n - * APB1ENR TIM3EN LL_APB1_GRP1_EnableClock\n - * APB1ENR TIM6EN LL_APB1_GRP1_EnableClock\n - * APB1ENR TIM7EN LL_APB1_GRP1_EnableClock\n - * APB1ENR TIM14EN LL_APB1_GRP1_EnableClock\n - * APB1ENR WWDGEN LL_APB1_GRP1_EnableClock\n - * APB1ENR SPI2EN LL_APB1_GRP1_EnableClock\n - * APB1ENR USART2EN LL_APB1_GRP1_EnableClock\n - * APB1ENR USART3EN LL_APB1_GRP1_EnableClock\n - * APB1ENR USART4EN LL_APB1_GRP1_EnableClock\n - * APB1ENR USART5EN LL_APB1_GRP1_EnableClock\n - * APB1ENR I2C1EN LL_APB1_GRP1_EnableClock\n - * APB1ENR I2C2EN LL_APB1_GRP1_EnableClock\n - * APB1ENR USBEN LL_APB1_GRP1_EnableClock\n - * APB1ENR CANEN LL_APB1_GRP1_EnableClock\n - * APB1ENR CRSEN LL_APB1_GRP1_EnableClock\n - * APB1ENR PWREN LL_APB1_GRP1_EnableClock\n - * APB1ENR DACEN LL_APB1_GRP1_EnableClock\n - * APB1ENR CECEN LL_APB1_GRP1_EnableClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - * @arg @ref LL_APB1_GRP1_PERIPH_PWR - * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) -{ - __IO uint32_t tmpreg; - SET_BIT(RCC->APB1ENR, Periphs); - /* Delay after an RCC peripheral clock enabling */ - tmpreg = READ_BIT(RCC->APB1ENR, Periphs); - (void)tmpreg; -} - -/** - * @brief Check if APB1 peripheral clock is enabled or not (available in register 1). - * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR TIM3EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR TIM6EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR TIM7EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR TIM14EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR WWDGEN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR SPI2EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR USART2EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR USART3EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR USART4EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR USART5EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR I2C1EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR I2C2EN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR USBEN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR CANEN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR CRSEN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR PWREN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR DACEN LL_APB1_GRP1_IsEnabledClock\n - * APB1ENR CECEN LL_APB1_GRP1_IsEnabledClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - * @arg @ref LL_APB1_GRP1_PERIPH_PWR - * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - * - * (*) value not defined in all devices. - * @retval State of Periphs (1 or 0). -*/ -__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs) -{ - return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs); -} - -/** - * @brief Disable APB1 peripherals clock (available in register 1). - * @rmtoll APB1ENR TIM2EN LL_APB1_GRP1_DisableClock\n - * APB1ENR TIM3EN LL_APB1_GRP1_DisableClock\n - * APB1ENR TIM6EN LL_APB1_GRP1_DisableClock\n - * APB1ENR TIM7EN LL_APB1_GRP1_DisableClock\n - * APB1ENR TIM14EN LL_APB1_GRP1_DisableClock\n - * APB1ENR WWDGEN LL_APB1_GRP1_DisableClock\n - * APB1ENR SPI2EN LL_APB1_GRP1_DisableClock\n - * APB1ENR USART2EN LL_APB1_GRP1_DisableClock\n - * APB1ENR USART3EN LL_APB1_GRP1_DisableClock\n - * APB1ENR USART4EN LL_APB1_GRP1_DisableClock\n - * APB1ENR USART5EN LL_APB1_GRP1_DisableClock\n - * APB1ENR I2C1EN LL_APB1_GRP1_DisableClock\n - * APB1ENR I2C2EN LL_APB1_GRP1_DisableClock\n - * APB1ENR USBEN LL_APB1_GRP1_DisableClock\n - * APB1ENR CANEN LL_APB1_GRP1_DisableClock\n - * APB1ENR CRSEN LL_APB1_GRP1_DisableClock\n - * APB1ENR PWREN LL_APB1_GRP1_DisableClock\n - * APB1ENR DACEN LL_APB1_GRP1_DisableClock\n - * APB1ENR CECEN LL_APB1_GRP1_DisableClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - * @arg @ref LL_APB1_GRP1_PERIPH_PWR - * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs) -{ - CLEAR_BIT(RCC->APB1ENR, Periphs); -} - -/** - * @brief Force APB1 peripherals reset (available in register 1). - * @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR TIM3RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR TIM6RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR TIM7RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR TIM14RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR WWDGRST LL_APB1_GRP1_ForceReset\n - * APB1RSTR SPI2RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR USART2RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR USART3RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR USART4RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR USART5RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR I2C1RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR I2C2RST LL_APB1_GRP1_ForceReset\n - * APB1RSTR USBRST LL_APB1_GRP1_ForceReset\n - * APB1RSTR CANRST LL_APB1_GRP1_ForceReset\n - * APB1RSTR CRSRST LL_APB1_GRP1_ForceReset\n - * APB1RSTR PWRRST LL_APB1_GRP1_ForceReset\n - * APB1RSTR DACRST LL_APB1_GRP1_ForceReset\n - * APB1RSTR CECRST LL_APB1_GRP1_ForceReset - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP1_PERIPH_ALL - * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - * @arg @ref LL_APB1_GRP1_PERIPH_PWR - * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs) -{ - SET_BIT(RCC->APB1RSTR, Periphs); -} - -/** - * @brief Release APB1 peripherals reset (available in register 1). - * @rmtoll APB1RSTR TIM2RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR TIM3RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR TIM6RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR TIM7RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR TIM14RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR WWDGRST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR SPI2RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR USART2RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR USART3RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR USART4RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR USART5RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR I2C1RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR I2C2RST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR USBRST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR CANRST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR CRSRST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR PWRRST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR DACRST LL_APB1_GRP1_ReleaseReset\n - * APB1RSTR CECRST LL_APB1_GRP1_ReleaseReset - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP1_PERIPH_ALL - * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 - * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_TIM14 - * @arg @ref LL_APB1_GRP1_PERIPH_WWDG - * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 - * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_USB (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CAN (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CRS (*) - * @arg @ref LL_APB1_GRP1_PERIPH_PWR - * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*) - * @arg @ref LL_APB1_GRP1_PERIPH_CEC (*) - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs) -{ - CLEAR_BIT(RCC->APB1RSTR, Periphs); -} - -/** - * @} - */ - -/** @defgroup BUS_LL_EF_APB1_GRP2 APB1 GRP2 - * @{ - */ - -/** - * @brief Enable APB1 peripherals clock (available in register 2). - * @rmtoll APB2ENR SYSCFGEN LL_APB1_GRP2_EnableClock\n - * APB2ENR ADC1EN LL_APB1_GRP2_EnableClock\n - * APB2ENR USART8EN LL_APB1_GRP2_EnableClock\n - * APB2ENR USART7EN LL_APB1_GRP2_EnableClock\n - * APB2ENR USART6EN LL_APB1_GRP2_EnableClock\n - * APB2ENR TIM1EN LL_APB1_GRP2_EnableClock\n - * APB2ENR SPI1EN LL_APB1_GRP2_EnableClock\n - * APB2ENR USART1EN LL_APB1_GRP2_EnableClock\n - * APB2ENR TIM15EN LL_APB1_GRP2_EnableClock\n - * APB2ENR TIM16EN LL_APB1_GRP2_EnableClock\n - * APB2ENR TIM17EN LL_APB1_GRP2_EnableClock\n - * APB2ENR DBGMCUEN LL_APB1_GRP2_EnableClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP2_PERIPH_SYSCFG - * @arg @ref LL_APB1_GRP2_PERIPH_ADC1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART8 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART7 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART6 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM1 - * @arg @ref LL_APB1_GRP2_PERIPH_SPI1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART1 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM15 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM16 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM17 - * @arg @ref LL_APB1_GRP2_PERIPH_DBGMCU - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs) -{ - __IO uint32_t tmpreg; - SET_BIT(RCC->APB2ENR, Periphs); - /* Delay after an RCC peripheral clock enabling */ - tmpreg = READ_BIT(RCC->APB2ENR, Periphs); - (void)tmpreg; -} - -/** - * @brief Check if APB1 peripheral clock is enabled or not (available in register 2). - * @rmtoll APB2ENR SYSCFGEN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR ADC1EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR USART8EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR USART7EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR USART6EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR TIM1EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR SPI1EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR USART1EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR TIM15EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR TIM16EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR TIM17EN LL_APB1_GRP2_IsEnabledClock\n - * APB2ENR DBGMCUEN LL_APB1_GRP2_IsEnabledClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP2_PERIPH_SYSCFG - * @arg @ref LL_APB1_GRP2_PERIPH_ADC1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART8 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART7 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART6 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM1 - * @arg @ref LL_APB1_GRP2_PERIPH_SPI1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART1 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM15 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM16 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM17 - * @arg @ref LL_APB1_GRP2_PERIPH_DBGMCU - * - * (*) value not defined in all devices. - * @retval State of Periphs (1 or 0). -*/ -__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs) -{ - return (READ_BIT(RCC->APB2ENR, Periphs) == Periphs); -} - -/** - * @brief Disable APB1 peripherals clock (available in register 2). - * @rmtoll APB2ENR SYSCFGEN LL_APB1_GRP2_DisableClock\n - * APB2ENR ADC1EN LL_APB1_GRP2_DisableClock\n - * APB2ENR USART8EN LL_APB1_GRP2_DisableClock\n - * APB2ENR USART7EN LL_APB1_GRP2_DisableClock\n - * APB2ENR USART6EN LL_APB1_GRP2_DisableClock\n - * APB2ENR TIM1EN LL_APB1_GRP2_DisableClock\n - * APB2ENR SPI1EN LL_APB1_GRP2_DisableClock\n - * APB2ENR USART1EN LL_APB1_GRP2_DisableClock\n - * APB2ENR TIM15EN LL_APB1_GRP2_DisableClock\n - * APB2ENR TIM16EN LL_APB1_GRP2_DisableClock\n - * APB2ENR TIM17EN LL_APB1_GRP2_DisableClock\n - * APB2ENR DBGMCUEN LL_APB1_GRP2_DisableClock - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP2_PERIPH_SYSCFG - * @arg @ref LL_APB1_GRP2_PERIPH_ADC1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART8 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART7 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART6 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM1 - * @arg @ref LL_APB1_GRP2_PERIPH_SPI1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART1 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM15 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM16 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM17 - * @arg @ref LL_APB1_GRP2_PERIPH_DBGMCU - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs) -{ - CLEAR_BIT(RCC->APB2ENR, Periphs); -} - -/** - * @brief Force APB1 peripherals reset (available in register 2). - * @rmtoll APB2RSTR SYSCFGRST LL_APB1_GRP2_ForceReset\n - * APB2RSTR ADC1RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR USART8RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR USART7RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR USART6RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR TIM1RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR SPI1RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR USART1RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR TIM15RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR TIM16RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR TIM17RST LL_APB1_GRP2_ForceReset\n - * APB2RSTR DBGMCURST LL_APB1_GRP2_ForceReset - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP2_PERIPH_ALL - * @arg @ref LL_APB1_GRP2_PERIPH_SYSCFG - * @arg @ref LL_APB1_GRP2_PERIPH_ADC1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART8 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART7 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART6 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM1 - * @arg @ref LL_APB1_GRP2_PERIPH_SPI1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART1 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM15 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM16 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM17 - * @arg @ref LL_APB1_GRP2_PERIPH_DBGMCU - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs) -{ - SET_BIT(RCC->APB2RSTR, Periphs); -} - -/** - * @brief Release APB1 peripherals reset (available in register 2). - * @rmtoll APB2RSTR SYSCFGRST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR ADC1RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR USART8RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR USART7RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR USART6RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR TIM1RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR SPI1RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR USART1RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR TIM15RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR TIM16RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR TIM17RST LL_APB1_GRP2_ReleaseReset\n - * APB2RSTR DBGMCURST LL_APB1_GRP2_ReleaseReset - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_APB1_GRP2_PERIPH_ALL - * @arg @ref LL_APB1_GRP2_PERIPH_SYSCFG - * @arg @ref LL_APB1_GRP2_PERIPH_ADC1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART8 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART7 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_USART6 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM1 - * @arg @ref LL_APB1_GRP2_PERIPH_SPI1 - * @arg @ref LL_APB1_GRP2_PERIPH_USART1 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM15 (*) - * @arg @ref LL_APB1_GRP2_PERIPH_TIM16 - * @arg @ref LL_APB1_GRP2_PERIPH_TIM17 - * @arg @ref LL_APB1_GRP2_PERIPH_DBGMCU - * - * (*) value not defined in all devices. - * @retval None -*/ -__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs) -{ - CLEAR_BIT(RCC->APB2RSTR, Periphs); -} - -/** - * @} - */ - - -/** - * @} - */ - -/** - * @} - */ - -#endif /* defined(RCC) */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_BUS_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h deleted file mode 100644 index 3e16460..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h +++ /dev/null @@ -1,320 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_cortex.h - * @author MCD Application Team - * @brief Header file of CORTEX LL module. - @verbatim - ============================================================================== - ##### How to use this driver ##### - ============================================================================== - [..] - The LL CORTEX driver contains a set of generic APIs that can be - used by user: - (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick - functions - (+) Low power mode configuration (SCB register of Cortex-MCU) - (+) API to access to MCU info (CPUID register) - - @endverbatim - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_CORTEX_H -#define __STM32F0xx_LL_CORTEX_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -/** @defgroup CORTEX_LL CORTEX - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ - -/* Private constants ---------------------------------------------------------*/ - -/* Private macros ------------------------------------------------------------*/ - -/* Exported types ------------------------------------------------------------*/ -/* Exported constants --------------------------------------------------------*/ -/** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants - * @{ - */ - -/** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source - * @{ - */ -#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U /*!< AHB clock divided by 8 selected as SysTick clock source.*/ -#define LL_SYSTICK_CLKSOURCE_HCLK SysTick_CTRL_CLKSOURCE_Msk /*!< AHB clock selected as SysTick clock source. */ -/** - * @} - */ - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions - * @{ - */ - -/** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK - * @{ - */ - -/** - * @brief This function checks if the Systick counter flag is active or not. - * @note It can be used in timeout function on application side. - * @rmtoll STK_CTRL COUNTFLAG LL_SYSTICK_IsActiveCounterFlag - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void) -{ - return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)); -} - -/** - * @brief Configures the SysTick clock source - * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_SetClkSource - * @param Source This parameter can be one of the following values: - * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 - * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK - * @retval None - */ -__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source) -{ - if (Source == LL_SYSTICK_CLKSOURCE_HCLK) - { - SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); - } - else - { - CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); - } -} - -/** - * @brief Get the SysTick clock source - * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_GetClkSource - * @retval Returned value can be one of the following values: - * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 - * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK - */ -__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void) -{ - return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); -} - -/** - * @brief Enable SysTick exception request - * @rmtoll STK_CTRL TICKINT LL_SYSTICK_EnableIT - * @retval None - */ -__STATIC_INLINE void LL_SYSTICK_EnableIT(void) -{ - SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); -} - -/** - * @brief Disable SysTick exception request - * @rmtoll STK_CTRL TICKINT LL_SYSTICK_DisableIT - * @retval None - */ -__STATIC_INLINE void LL_SYSTICK_DisableIT(void) -{ - CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); -} - -/** - * @brief Checks if the SYSTICK interrupt is enabled or disabled. - * @rmtoll STK_CTRL TICKINT LL_SYSTICK_IsEnabledIT - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void) -{ - return (READ_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk) == (SysTick_CTRL_TICKINT_Msk)); -} - -/** - * @} - */ - -/** @defgroup CORTEX_LL_EF_LOW_POWER_MODE LOW POWER MODE - * @{ - */ - -/** - * @brief Processor uses sleep as its low power mode - * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableSleep - * @retval None - */ -__STATIC_INLINE void LL_LPM_EnableSleep(void) -{ - /* Clear SLEEPDEEP bit of Cortex System Control Register */ - CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); -} - -/** - * @brief Processor uses deep sleep as its low power mode - * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableDeepSleep - * @retval None - */ -__STATIC_INLINE void LL_LPM_EnableDeepSleep(void) -{ - /* Set SLEEPDEEP bit of Cortex System Control Register */ - SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); -} - -/** - * @brief Configures sleep-on-exit when returning from Handler mode to Thread mode. - * @note Setting this bit to 1 enables an interrupt-driven application to avoid returning to an - * empty main application. - * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_EnableSleepOnExit - * @retval None - */ -__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void) -{ - /* Set SLEEPONEXIT bit of Cortex System Control Register */ - SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); -} - -/** - * @brief Do not sleep when returning to Thread mode. - * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_DisableSleepOnExit - * @retval None - */ -__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void) -{ - /* Clear SLEEPONEXIT bit of Cortex System Control Register */ - CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); -} - -/** - * @brief Enabled events and all interrupts, including disabled interrupts, can wakeup the - * processor. - * @rmtoll SCB_SCR SEVEONPEND LL_LPM_EnableEventOnPend - * @retval None - */ -__STATIC_INLINE void LL_LPM_EnableEventOnPend(void) -{ - /* Set SEVEONPEND bit of Cortex System Control Register */ - SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); -} - -/** - * @brief Only enabled interrupts or events can wakeup the processor, disabled interrupts are - * excluded - * @rmtoll SCB_SCR SEVEONPEND LL_LPM_DisableEventOnPend - * @retval None - */ -__STATIC_INLINE void LL_LPM_DisableEventOnPend(void) -{ - /* Clear SEVEONPEND bit of Cortex System Control Register */ - CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); -} - -/** - * @} - */ - -/** @defgroup CORTEX_LL_EF_MCU_INFO MCU INFO - * @{ - */ - -/** - * @brief Get Implementer code - * @rmtoll SCB_CPUID IMPLEMENTER LL_CPUID_GetImplementer - * @retval Value should be equal to 0x41 for ARM - */ -__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void) -{ - return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_IMPLEMENTER_Msk) >> SCB_CPUID_IMPLEMENTER_Pos); -} - -/** - * @brief Get Variant number (The r value in the rnpn product revision identifier) - * @rmtoll SCB_CPUID VARIANT LL_CPUID_GetVariant - * @retval Value between 0 and 255 (0x0: revision 0) - */ -__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void) -{ - return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_VARIANT_Msk) >> SCB_CPUID_VARIANT_Pos); -} - -/** - * @brief Get Architecture number - * @rmtoll SCB_CPUID ARCHITECTURE LL_CPUID_GetArchitecture - * @retval Value should be equal to 0xC for Cortex-M0 devices - */ -__STATIC_INLINE uint32_t LL_CPUID_GetArchitecture(void) -{ - return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_ARCHITECTURE_Msk) >> SCB_CPUID_ARCHITECTURE_Pos); -} - -/** - * @brief Get Part number - * @rmtoll SCB_CPUID PARTNO LL_CPUID_GetParNo - * @retval Value should be equal to 0xC20 for Cortex-M0 - */ -__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void) -{ - return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_PARTNO_Msk) >> SCB_CPUID_PARTNO_Pos); -} - -/** - * @brief Get Revision number (The p value in the rnpn product revision identifier, indicates patch release) - * @rmtoll SCB_CPUID REVISION LL_CPUID_GetRevision - * @retval Value between 0 and 255 (0x1: patch 1) - */ -__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void) -{ - return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_REVISION_Msk) >> SCB_CPUID_REVISION_Pos); -} - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_CORTEX_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h deleted file mode 100644 index b44e4be..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h +++ /dev/null @@ -1,783 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_crs.h - * @author MCD Application Team - * @brief Header file of CRS LL module. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_CRS_H -#define __STM32F0xx_LL_CRS_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined(CRS) - -/** @defgroup CRS_LL CRS - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/* Private macros ------------------------------------------------------------*/ - -/* Exported types ------------------------------------------------------------*/ -/* Exported constants --------------------------------------------------------*/ -/** @defgroup CRS_LL_Exported_Constants CRS Exported Constants - * @{ - */ - -/** @defgroup CRS_LL_EC_GET_FLAG Get Flags Defines - * @brief Flags defines which can be used with LL_CRS_ReadReg function - * @{ - */ -#define LL_CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF -#define LL_CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF -#define LL_CRS_ISR_ERRF CRS_ISR_ERRF -#define LL_CRS_ISR_ESYNCF CRS_ISR_ESYNCF -#define LL_CRS_ISR_SYNCERR CRS_ISR_SYNCERR -#define LL_CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS -#define LL_CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF -/** - * @} - */ - -/** @defgroup CRS_LL_EC_IT IT Defines - * @brief IT defines which can be used with LL_CRS_ReadReg and LL_CRS_WriteReg functions - * @{ - */ -#define LL_CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE -#define LL_CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE -#define LL_CRS_CR_ERRIE CRS_CR_ERRIE -#define LL_CRS_CR_ESYNCIE CRS_CR_ESYNCIE -/** - * @} - */ - -/** @defgroup CRS_LL_EC_SYNC_DIV Synchronization Signal Divider - * @{ - */ -#define LL_CRS_SYNC_DIV_1 ((uint32_t)0x00U) /*!< Synchro Signal not divided (default) */ -#define LL_CRS_SYNC_DIV_2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ -#define LL_CRS_SYNC_DIV_4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ -#define LL_CRS_SYNC_DIV_8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ -#define LL_CRS_SYNC_DIV_16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ -#define LL_CRS_SYNC_DIV_32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ -#define LL_CRS_SYNC_DIV_64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ -#define LL_CRS_SYNC_DIV_128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ -/** - * @} - */ - -/** @defgroup CRS_LL_EC_SYNC_SOURCE Synchronization Signal Source - * @{ - */ -#define LL_CRS_SYNC_SOURCE_GPIO ((uint32_t)0x00U) /*!< Synchro Signal soucre GPIO */ -#define LL_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ -#define LL_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ -/** - * @} - */ - -/** @defgroup CRS_LL_EC_SYNC_POLARITY Synchronization Signal Polarity - * @{ - */ -#define LL_CRS_SYNC_POLARITY_RISING ((uint32_t)0x00U) /*!< Synchro Active on rising edge (default) */ -#define LL_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ -/** - * @} - */ - -/** @defgroup CRS_LL_EC_FREQERRORDIR Frequency Error Direction - * @{ - */ -#define LL_CRS_FREQ_ERROR_DIR_UP ((uint32_t)0x00U) /*!< Upcounting direction, the actual frequency is above the target */ -#define LL_CRS_FREQ_ERROR_DIR_DOWN ((uint32_t)CRS_ISR_FEDIR) /*!< Downcounting direction, the actual frequency is below the target */ -/** - * @} - */ - -/** @defgroup CRS_LL_EC_DEFAULTVALUES Default Values - * @{ - */ -/** - * @brief Reset value of the RELOAD field - * @note The reset value of the RELOAD field corresponds to a target frequency of 48 MHz - * and a synchronization signal frequency of 1 kHz (SOF signal from USB) - */ -#define LL_CRS_RELOADVALUE_DEFAULT ((uint32_t)0xBB7FU) - -/** - * @brief Reset value of Frequency error limit. - */ -#define LL_CRS_ERRORLIMIT_DEFAULT ((uint32_t)0x22U) - -/** - * @brief Reset value of the HSI48 Calibration field - * @note The default value is 32, which corresponds to the middle of the trimming interval. - * The trimming step is around 67 kHz between two consecutive TRIM steps. - * A higher TRIM value corresponds to a higher output frequency - */ -#define LL_CRS_HSI48CALIBRATION_DEFAULT ((uint32_t)0x20U) -/** - * @} - */ - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ -/** @defgroup CRS_LL_Exported_Macros CRS Exported Macros - * @{ - */ - -/** @defgroup CRS_LL_EM_WRITE_READ Common Write and read registers Macros - * @{ - */ - -/** - * @brief Write a value in CRS register - * @param __INSTANCE__ CRS Instance - * @param __REG__ Register to be written - * @param __VALUE__ Value to be written in the register - * @retval None - */ -#define LL_CRS_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) - -/** - * @brief Read a value in CRS register - * @param __INSTANCE__ CRS Instance - * @param __REG__ Register to be read - * @retval Register value - */ -#define LL_CRS_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) -/** - * @} - */ - -/** @defgroup CRS_LL_EM_Exported_Macros_Calculate_Reload Exported_Macros_Calculate_Reload - * @{ - */ - -/** - * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies - * @note The RELOAD value should be selected according to the ratio between - * the target frequency and the frequency of the synchronization source after - * prescaling. It is then decreased by one in order to reach the expected - * synchronization on the zero value. The formula is the following: - * RELOAD = (fTARGET / fSYNC) -1 - * @param __FTARGET__ Target frequency (value in Hz) - * @param __FSYNC__ Synchronization signal frequency (value in Hz) - * @retval Reload value (in Hz) - */ -#define __LL_CRS_CALC_CALCULATE_RELOADVALUE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) - -/** - * @} - */ - -/** - * @} - */ - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup CRS_LL_Exported_Functions CRS Exported Functions - * @{ - */ - -/** @defgroup CRS_LL_EF_Configuration Configuration - * @{ - */ - -/** - * @brief Enable Frequency error counter - * @note When this bit is set, the CRS_CFGR register is write-protected and cannot be modified - * @rmtoll CR CEN LL_CRS_EnableFreqErrorCounter - * @retval None - */ -__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void) -{ - SET_BIT(CRS->CR, CRS_CR_CEN); -} - -/** - * @brief Disable Frequency error counter - * @rmtoll CR CEN LL_CRS_DisableFreqErrorCounter - * @retval None - */ -__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void) -{ - CLEAR_BIT(CRS->CR, CRS_CR_CEN); -} - -/** - * @brief Check if Frequency error counter is enabled or not - * @rmtoll CR CEN LL_CRS_IsEnabledFreqErrorCounter - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void) -{ - return (READ_BIT(CRS->CR, CRS_CR_CEN) == (CRS_CR_CEN)); -} - -/** - * @brief Enable Automatic trimming counter - * @rmtoll CR AUTOTRIMEN LL_CRS_EnableAutoTrimming - * @retval None - */ -__STATIC_INLINE void LL_CRS_EnableAutoTrimming(void) -{ - SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); -} - -/** - * @brief Disable Automatic trimming counter - * @rmtoll CR AUTOTRIMEN LL_CRS_DisableAutoTrimming - * @retval None - */ -__STATIC_INLINE void LL_CRS_DisableAutoTrimming(void) -{ - CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); -} - -/** - * @brief Check if Automatic trimming is enabled or not - * @rmtoll CR AUTOTRIMEN LL_CRS_IsEnabledAutoTrimming - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void) -{ - return (READ_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) == (CRS_CR_AUTOTRIMEN)); -} - -/** - * @brief Set HSI48 oscillator smooth trimming - * @note When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only - * @rmtoll CR TRIM LL_CRS_SetHSI48SmoothTrimming - * @param Value a number between Min_Data = 0 and Max_Data = 63 - * @note Default value can be set thanks to @ref LL_CRS_HSI48CALIBRATION_DEFAULT - * @retval None - */ -__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value) -{ - MODIFY_REG(CRS->CR, CRS_CR_TRIM, Value << CRS_CR_TRIM_Pos); -} - -/** - * @brief Get HSI48 oscillator smooth trimming - * @rmtoll CR TRIM LL_CRS_GetHSI48SmoothTrimming - * @retval a number between Min_Data = 0 and Max_Data = 63 - */ -__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void) -{ - return (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos); -} - -/** - * @brief Set counter reload value - * @rmtoll CFGR RELOAD LL_CRS_SetReloadCounter - * @param Value a number between Min_Data = 0 and Max_Data = 0xFFFF - * @note Default value can be set thanks to @ref LL_CRS_RELOADVALUE_DEFAULT - * Otherwise it can be calculated in using macro @ref __LL_CRS_CALC_CALCULATE_RELOADVALUE (_FTARGET_, _FSYNC_) - * @retval None - */ -__STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value) -{ - MODIFY_REG(CRS->CFGR, CRS_CFGR_RELOAD, Value); -} - -/** - * @brief Get counter reload value - * @rmtoll CFGR RELOAD LL_CRS_GetReloadCounter - * @retval a number between Min_Data = 0 and Max_Data = 0xFFFF - */ -__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void) -{ - return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD)); -} - -/** - * @brief Set frequency error limit - * @rmtoll CFGR FELIM LL_CRS_SetFreqErrorLimit - * @param Value a number between Min_Data = 0 and Max_Data = 255 - * @note Default value can be set thanks to @ref LL_CRS_ERRORLIMIT_DEFAULT - * @retval None - */ -__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value) -{ - MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); -} - -/** - * @brief Get frequency error limit - * @rmtoll CFGR FELIM LL_CRS_GetFreqErrorLimit - * @retval A number between Min_Data = 0 and Max_Data = 255 - */ -__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void) -{ - return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); -} - -/** - * @brief Set division factor for SYNC signal - * @rmtoll CFGR SYNCDIV LL_CRS_SetSyncDivider - * @param Divider This parameter can be one of the following values: - * @arg @ref LL_CRS_SYNC_DIV_1 - * @arg @ref LL_CRS_SYNC_DIV_2 - * @arg @ref LL_CRS_SYNC_DIV_4 - * @arg @ref LL_CRS_SYNC_DIV_8 - * @arg @ref LL_CRS_SYNC_DIV_16 - * @arg @ref LL_CRS_SYNC_DIV_32 - * @arg @ref LL_CRS_SYNC_DIV_64 - * @arg @ref LL_CRS_SYNC_DIV_128 - * @retval None - */ -__STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider) -{ - MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCDIV, Divider); -} - -/** - * @brief Get division factor for SYNC signal - * @rmtoll CFGR SYNCDIV LL_CRS_GetSyncDivider - * @retval Returned value can be one of the following values: - * @arg @ref LL_CRS_SYNC_DIV_1 - * @arg @ref LL_CRS_SYNC_DIV_2 - * @arg @ref LL_CRS_SYNC_DIV_4 - * @arg @ref LL_CRS_SYNC_DIV_8 - * @arg @ref LL_CRS_SYNC_DIV_16 - * @arg @ref LL_CRS_SYNC_DIV_32 - * @arg @ref LL_CRS_SYNC_DIV_64 - * @arg @ref LL_CRS_SYNC_DIV_128 - */ -__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void) -{ - return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCDIV)); -} - -/** - * @brief Set SYNC signal source - * @rmtoll CFGR SYNCSRC LL_CRS_SetSyncSignalSource - * @param Source This parameter can be one of the following values: - * @arg @ref LL_CRS_SYNC_SOURCE_GPIO - * @arg @ref LL_CRS_SYNC_SOURCE_LSE - * @arg @ref LL_CRS_SYNC_SOURCE_USB - * @retval None - */ -__STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source) -{ - MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCSRC, Source); -} - -/** - * @brief Get SYNC signal source - * @rmtoll CFGR SYNCSRC LL_CRS_GetSyncSignalSource - * @retval Returned value can be one of the following values: - * @arg @ref LL_CRS_SYNC_SOURCE_GPIO - * @arg @ref LL_CRS_SYNC_SOURCE_LSE - * @arg @ref LL_CRS_SYNC_SOURCE_USB - */ -__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void) -{ - return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCSRC)); -} - -/** - * @brief Set input polarity for the SYNC signal source - * @rmtoll CFGR SYNCPOL LL_CRS_SetSyncPolarity - * @param Polarity This parameter can be one of the following values: - * @arg @ref LL_CRS_SYNC_POLARITY_RISING - * @arg @ref LL_CRS_SYNC_POLARITY_FALLING - * @retval None - */ -__STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity) -{ - MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCPOL, Polarity); -} - -/** - * @brief Get input polarity for the SYNC signal source - * @rmtoll CFGR SYNCPOL LL_CRS_GetSyncPolarity - * @retval Returned value can be one of the following values: - * @arg @ref LL_CRS_SYNC_POLARITY_RISING - * @arg @ref LL_CRS_SYNC_POLARITY_FALLING - */ -__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void) -{ - return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCPOL)); -} - -/** - * @brief Configure CRS for the synchronization - * @rmtoll CR TRIM LL_CRS_ConfigSynchronization\n - * CFGR RELOAD LL_CRS_ConfigSynchronization\n - * CFGR FELIM LL_CRS_ConfigSynchronization\n - * CFGR SYNCDIV LL_CRS_ConfigSynchronization\n - * CFGR SYNCSRC LL_CRS_ConfigSynchronization\n - * CFGR SYNCPOL LL_CRS_ConfigSynchronization - * @param HSI48CalibrationValue a number between Min_Data = 0 and Max_Data = 63 - * @param ErrorLimitValue a number between Min_Data = 0 and Max_Data = 0xFFFF - * @param ReloadValue a number between Min_Data = 0 and Max_Data = 255 - * @param Settings This parameter can be a combination of the following values: - * @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 or @ref LL_CRS_SYNC_DIV_8 - * or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32 or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128 - * @arg @ref LL_CRS_SYNC_SOURCE_GPIO or @ref LL_CRS_SYNC_SOURCE_LSE or @ref LL_CRS_SYNC_SOURCE_USB - * @arg @ref LL_CRS_SYNC_POLARITY_RISING or @ref LL_CRS_SYNC_POLARITY_FALLING - * @retval None - */ -__STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLimitValue, uint32_t ReloadValue, uint32_t Settings) -{ - MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue << CRS_CR_TRIM_Pos); - MODIFY_REG(CRS->CFGR, - CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, - ReloadValue | (ErrorLimitValue << CRS_CFGR_FELIM_Pos) | Settings); -} - -/** - * @} - */ - -/** @defgroup CRS_LL_EF_CRS_Management CRS_Management - * @{ - */ - -/** - * @brief Generate software SYNC event - * @rmtoll CR SWSYNC LL_CRS_GenerateEvent_SWSYNC - * @retval None - */ -__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void) -{ - SET_BIT(CRS->CR, CRS_CR_SWSYNC); -} - -/** - * @brief Get the frequency error direction latched in the time of the last - * SYNC event - * @rmtoll ISR FEDIR LL_CRS_GetFreqErrorDirection - * @retval Returned value can be one of the following values: - * @arg @ref LL_CRS_FREQ_ERROR_DIR_UP - * @arg @ref LL_CRS_FREQ_ERROR_DIR_DOWN - */ -__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void) -{ - return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR)); -} - -/** - * @brief Get the frequency error counter value latched in the time of the last SYNC event - * @rmtoll ISR FECAP LL_CRS_GetFreqErrorCapture - * @retval A number between Min_Data = 0x0000 and Max_Data = 0xFFFF - */ -__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void) -{ - return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos); -} - -/** - * @} - */ - -/** @defgroup CRS_LL_EF_FLAG_Management FLAG_Management - * @{ - */ - -/** - * @brief Check if SYNC event OK signal occurred or not - * @rmtoll ISR SYNCOKF LL_CRS_IsActiveFlag_SYNCOK - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void) -{ - return (READ_BIT(CRS->ISR, CRS_ISR_SYNCOKF) == (CRS_ISR_SYNCOKF)); -} - -/** - * @brief Check if SYNC warning signal occurred or not - * @rmtoll ISR SYNCWARNF LL_CRS_IsActiveFlag_SYNCWARN - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void) -{ - return (READ_BIT(CRS->ISR, CRS_ISR_SYNCWARNF) == (CRS_ISR_SYNCWARNF)); -} - -/** - * @brief Check if Synchronization or trimming error signal occurred or not - * @rmtoll ISR ERRF LL_CRS_IsActiveFlag_ERR - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void) -{ - return (READ_BIT(CRS->ISR, CRS_ISR_ERRF) == (CRS_ISR_ERRF)); -} - -/** - * @brief Check if Expected SYNC signal occurred or not - * @rmtoll ISR ESYNCF LL_CRS_IsActiveFlag_ESYNC - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void) -{ - return (READ_BIT(CRS->ISR, CRS_ISR_ESYNCF) == (CRS_ISR_ESYNCF)); -} - -/** - * @brief Check if SYNC error signal occurred or not - * @rmtoll ISR SYNCERR LL_CRS_IsActiveFlag_SYNCERR - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void) -{ - return (READ_BIT(CRS->ISR, CRS_ISR_SYNCERR) == (CRS_ISR_SYNCERR)); -} - -/** - * @brief Check if SYNC missed error signal occurred or not - * @rmtoll ISR SYNCMISS LL_CRS_IsActiveFlag_SYNCMISS - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void) -{ - return (READ_BIT(CRS->ISR, CRS_ISR_SYNCMISS) == (CRS_ISR_SYNCMISS)); -} - -/** - * @brief Check if Trimming overflow or underflow occurred or not - * @rmtoll ISR TRIMOVF LL_CRS_IsActiveFlag_TRIMOVF - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void) -{ - return (READ_BIT(CRS->ISR, CRS_ISR_TRIMOVF) == (CRS_ISR_TRIMOVF)); -} - -/** - * @brief Clear the SYNC event OK flag - * @rmtoll ICR SYNCOKC LL_CRS_ClearFlag_SYNCOK - * @retval None - */ -__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void) -{ - WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC); -} - -/** - * @brief Clear the SYNC warning flag - * @rmtoll ICR SYNCWARNC LL_CRS_ClearFlag_SYNCWARN - * @retval None - */ -__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void) -{ - WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC); -} - -/** - * @brief Clear TRIMOVF, SYNCMISS and SYNCERR bits and consequently also - * the ERR flag - * @rmtoll ICR ERRC LL_CRS_ClearFlag_ERR - * @retval None - */ -__STATIC_INLINE void LL_CRS_ClearFlag_ERR(void) -{ - WRITE_REG(CRS->ICR, CRS_ICR_ERRC); -} - -/** - * @brief Clear Expected SYNC flag - * @rmtoll ICR ESYNCC LL_CRS_ClearFlag_ESYNC - * @retval None - */ -__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void) -{ - WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC); -} - -/** - * @} - */ - -/** @defgroup CRS_LL_EF_IT_Management IT_Management - * @{ - */ - -/** - * @brief Enable SYNC event OK interrupt - * @rmtoll CR SYNCOKIE LL_CRS_EnableIT_SYNCOK - * @retval None - */ -__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(void) -{ - SET_BIT(CRS->CR, CRS_CR_SYNCOKIE); -} - -/** - * @brief Disable SYNC event OK interrupt - * @rmtoll CR SYNCOKIE LL_CRS_DisableIT_SYNCOK - * @retval None - */ -__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(void) -{ - CLEAR_BIT(CRS->CR, CRS_CR_SYNCOKIE); -} - -/** - * @brief Check if SYNC event OK interrupt is enabled or not - * @rmtoll CR SYNCOKIE LL_CRS_IsEnabledIT_SYNCOK - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(void) -{ - return (READ_BIT(CRS->CR, CRS_CR_SYNCOKIE) == (CRS_CR_SYNCOKIE)); -} - -/** - * @brief Enable SYNC warning interrupt - * @rmtoll CR SYNCWARNIE LL_CRS_EnableIT_SYNCWARN - * @retval None - */ -__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(void) -{ - SET_BIT(CRS->CR, CRS_CR_SYNCWARNIE); -} - -/** - * @brief Disable SYNC warning interrupt - * @rmtoll CR SYNCWARNIE LL_CRS_DisableIT_SYNCWARN - * @retval None - */ -__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(void) -{ - CLEAR_BIT(CRS->CR, CRS_CR_SYNCWARNIE); -} - -/** - * @brief Check if SYNC warning interrupt is enabled or not - * @rmtoll CR SYNCWARNIE LL_CRS_IsEnabledIT_SYNCWARN - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(void) -{ - return (READ_BIT(CRS->CR, CRS_CR_SYNCWARNIE) == (CRS_CR_SYNCWARNIE)); -} - -/** - * @brief Enable Synchronization or trimming error interrupt - * @rmtoll CR ERRIE LL_CRS_EnableIT_ERR - * @retval None - */ -__STATIC_INLINE void LL_CRS_EnableIT_ERR(void) -{ - SET_BIT(CRS->CR, CRS_CR_ERRIE); -} - -/** - * @brief Disable Synchronization or trimming error interrupt - * @rmtoll CR ERRIE LL_CRS_DisableIT_ERR - * @retval None - */ -__STATIC_INLINE void LL_CRS_DisableIT_ERR(void) -{ - CLEAR_BIT(CRS->CR, CRS_CR_ERRIE); -} - -/** - * @brief Check if Synchronization or trimming error interrupt is enabled or not - * @rmtoll CR ERRIE LL_CRS_IsEnabledIT_ERR - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(void) -{ - return (READ_BIT(CRS->CR, CRS_CR_ERRIE) == (CRS_CR_ERRIE)); -} - -/** - * @brief Enable Expected SYNC interrupt - * @rmtoll CR ESYNCIE LL_CRS_EnableIT_ESYNC - * @retval None - */ -__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(void) -{ - SET_BIT(CRS->CR, CRS_CR_ESYNCIE); -} - -/** - * @brief Disable Expected SYNC interrupt - * @rmtoll CR ESYNCIE LL_CRS_DisableIT_ESYNC - * @retval None - */ -__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(void) -{ - CLEAR_BIT(CRS->CR, CRS_CR_ESYNCIE); -} - -/** - * @brief Check if Expected SYNC interrupt is enabled or not - * @rmtoll CR ESYNCIE LL_CRS_IsEnabledIT_ESYNC - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(void) -{ - return (READ_BIT(CRS->CR, CRS_CR_ESYNCIE) == (CRS_CR_ESYNCIE)); -} - -/** - * @} - */ - -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup CRS_LL_EF_Init Initialization and de-initialization functions - * @{ - */ - -ErrorStatus LL_CRS_DeInit(void); - -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* defined(CRS) */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_CRS_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h deleted file mode 100644 index 2fd847b..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h +++ /dev/null @@ -1,2236 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_dma.h - * @author MCD Application Team - * @brief Header file of DMA LL module. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_DMA_H -#define __STM32F0xx_LL_DMA_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined (DMA1) || defined (DMA2) - -/** @defgroup DMA_LL DMA - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/** @defgroup DMA_LL_Private_Variables DMA Private Variables - * @{ - */ -/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */ -static const uint8_t CHANNEL_OFFSET_TAB[] = -{ - (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE), - (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE), - (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE), - (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE), - (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE), -#if defined(DMA1_Channel6) - (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE), -#endif /*DMA1_Channel6*/ -#if defined(DMA1_Channel7) - (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE) -#endif /*DMA1_Channel7*/ -}; -/** - * @} - */ - -/* Private constants ---------------------------------------------------------*/ -/** @defgroup DMA_LL_Private_Constants DMA Private Constants - * @{ - */ -/* Define used to get CSELR register offset */ -#define DMA_CSELR_OFFSET (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE) - -/* Defines used for the bit position in the register and perform offsets */ -#define DMA_POSITION_CSELR_CXS ((Channel-1U)*4U) -/** - * @} - */ - -/* Private macros ------------------------------------------------------------*/ -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup DMA_LL_Private_Macros DMA Private Macros - * @{ - */ -/** - * @} - */ -#endif /*USE_FULL_LL_DRIVER*/ - -/* Exported types ------------------------------------------------------------*/ -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup DMA_LL_ES_INIT DMA Exported Init structure - * @{ - */ -typedef struct -{ - uint32_t PeriphOrM2MSrcAddress; /*!< Specifies the peripheral base address for DMA transfer - or as Source base address in case of memory to memory transfer direction. - - This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ - - uint32_t MemoryOrM2MDstAddress; /*!< Specifies the memory base address for DMA transfer - or as Destination base address in case of memory to memory transfer direction. - - This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ - - uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, - from memory to memory or from peripheral to memory. - This parameter can be a value of @ref DMA_LL_EC_DIRECTION - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataTransferDirection(). */ - - uint32_t Mode; /*!< Specifies the normal or circular operation mode. - This parameter can be a value of @ref DMA_LL_EC_MODE - @note: The circular buffer mode cannot be used if the memory to memory - data transfer direction is configured on the selected Channel - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetMode(). */ - - uint32_t PeriphOrM2MSrcIncMode; /*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction - is incremented or not. - This parameter can be a value of @ref DMA_LL_EC_PERIPH - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphIncMode(). */ - - uint32_t MemoryOrM2MDstIncMode; /*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction - is incremented or not. - This parameter can be a value of @ref DMA_LL_EC_MEMORY - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryIncMode(). */ - - uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word) - in case of memory to memory transfer direction. - This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphSize(). */ - - uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word) - in case of memory to memory transfer direction. - This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemorySize(). */ - - uint32_t NbData; /*!< Specifies the number of data to transfer, in data unit. - The data unit is equal to the source buffer configuration set in PeripheralSize - or MemorySize parameters depending in the transfer direction. - This parameter must be a value between Min_Data = 0 and Max_Data = 0x0000FFFF - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataLength(). */ -#if (defined(DMA1_CSELR_DEFAULT)||defined(DMA2_CSELR_DEFAULT)) - - uint32_t PeriphRequest; /*!< Specifies the peripheral request. - This parameter can be a value of @ref DMA_LL_EC_REQUEST - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphRequest(). */ -#endif - - uint32_t Priority; /*!< Specifies the channel priority level. - This parameter can be a value of @ref DMA_LL_EC_PRIORITY - - This feature can be modified afterwards using unitary function @ref LL_DMA_SetChannelPriorityLevel(). */ - -} LL_DMA_InitTypeDef; -/** - * @} - */ -#endif /*USE_FULL_LL_DRIVER*/ - -/* Exported constants --------------------------------------------------------*/ -/** @defgroup DMA_LL_Exported_Constants DMA Exported Constants - * @{ - */ -/** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines - * @brief Flags defines which can be used with LL_DMA_WriteReg function - * @{ - */ -#define LL_DMA_IFCR_CGIF1 DMA_IFCR_CGIF1 /*!< Channel 1 global flag */ -#define LL_DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1 /*!< Channel 1 transfer complete flag */ -#define LL_DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1 /*!< Channel 1 half transfer flag */ -#define LL_DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1 /*!< Channel 1 transfer error flag */ -#define LL_DMA_IFCR_CGIF2 DMA_IFCR_CGIF2 /*!< Channel 2 global flag */ -#define LL_DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2 /*!< Channel 2 transfer complete flag */ -#define LL_DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2 /*!< Channel 2 half transfer flag */ -#define LL_DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2 /*!< Channel 2 transfer error flag */ -#define LL_DMA_IFCR_CGIF3 DMA_IFCR_CGIF3 /*!< Channel 3 global flag */ -#define LL_DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3 /*!< Channel 3 transfer complete flag */ -#define LL_DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3 /*!< Channel 3 half transfer flag */ -#define LL_DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3 /*!< Channel 3 transfer error flag */ -#define LL_DMA_IFCR_CGIF4 DMA_IFCR_CGIF4 /*!< Channel 4 global flag */ -#define LL_DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4 /*!< Channel 4 transfer complete flag */ -#define LL_DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4 /*!< Channel 4 half transfer flag */ -#define LL_DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4 /*!< Channel 4 transfer error flag */ -#define LL_DMA_IFCR_CGIF5 DMA_IFCR_CGIF5 /*!< Channel 5 global flag */ -#define LL_DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5 /*!< Channel 5 transfer complete flag */ -#define LL_DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5 /*!< Channel 5 half transfer flag */ -#define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag */ -#if defined(DMA1_Channel6) -#define LL_DMA_IFCR_CGIF6 DMA_IFCR_CGIF6 /*!< Channel 6 global flag */ -#define LL_DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6 /*!< Channel 6 transfer complete flag */ -#define LL_DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6 /*!< Channel 6 half transfer flag */ -#define LL_DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6 /*!< Channel 6 transfer error flag */ -#endif -#if defined(DMA1_Channel7) -#define LL_DMA_IFCR_CGIF7 DMA_IFCR_CGIF7 /*!< Channel 7 global flag */ -#define LL_DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7 /*!< Channel 7 transfer complete flag */ -#define LL_DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7 /*!< Channel 7 half transfer flag */ -#define LL_DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7 /*!< Channel 7 transfer error flag */ -#endif -/** - * @} - */ - -/** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines - * @brief Flags defines which can be used with LL_DMA_ReadReg function - * @{ - */ -#define LL_DMA_ISR_GIF1 DMA_ISR_GIF1 /*!< Channel 1 global flag */ -#define LL_DMA_ISR_TCIF1 DMA_ISR_TCIF1 /*!< Channel 1 transfer complete flag */ -#define LL_DMA_ISR_HTIF1 DMA_ISR_HTIF1 /*!< Channel 1 half transfer flag */ -#define LL_DMA_ISR_TEIF1 DMA_ISR_TEIF1 /*!< Channel 1 transfer error flag */ -#define LL_DMA_ISR_GIF2 DMA_ISR_GIF2 /*!< Channel 2 global flag */ -#define LL_DMA_ISR_TCIF2 DMA_ISR_TCIF2 /*!< Channel 2 transfer complete flag */ -#define LL_DMA_ISR_HTIF2 DMA_ISR_HTIF2 /*!< Channel 2 half transfer flag */ -#define LL_DMA_ISR_TEIF2 DMA_ISR_TEIF2 /*!< Channel 2 transfer error flag */ -#define LL_DMA_ISR_GIF3 DMA_ISR_GIF3 /*!< Channel 3 global flag */ -#define LL_DMA_ISR_TCIF3 DMA_ISR_TCIF3 /*!< Channel 3 transfer complete flag */ -#define LL_DMA_ISR_HTIF3 DMA_ISR_HTIF3 /*!< Channel 3 half transfer flag */ -#define LL_DMA_ISR_TEIF3 DMA_ISR_TEIF3 /*!< Channel 3 transfer error flag */ -#define LL_DMA_ISR_GIF4 DMA_ISR_GIF4 /*!< Channel 4 global flag */ -#define LL_DMA_ISR_TCIF4 DMA_ISR_TCIF4 /*!< Channel 4 transfer complete flag */ -#define LL_DMA_ISR_HTIF4 DMA_ISR_HTIF4 /*!< Channel 4 half transfer flag */ -#define LL_DMA_ISR_TEIF4 DMA_ISR_TEIF4 /*!< Channel 4 transfer error flag */ -#define LL_DMA_ISR_GIF5 DMA_ISR_GIF5 /*!< Channel 5 global flag */ -#define LL_DMA_ISR_TCIF5 DMA_ISR_TCIF5 /*!< Channel 5 transfer complete flag */ -#define LL_DMA_ISR_HTIF5 DMA_ISR_HTIF5 /*!< Channel 5 half transfer flag */ -#define LL_DMA_ISR_TEIF5 DMA_ISR_TEIF5 /*!< Channel 5 transfer error flag */ -#if defined(DMA1_Channel6) -#define LL_DMA_ISR_GIF6 DMA_ISR_GIF6 /*!< Channel 6 global flag */ -#define LL_DMA_ISR_TCIF6 DMA_ISR_TCIF6 /*!< Channel 6 transfer complete flag */ -#define LL_DMA_ISR_HTIF6 DMA_ISR_HTIF6 /*!< Channel 6 half transfer flag */ -#define LL_DMA_ISR_TEIF6 DMA_ISR_TEIF6 /*!< Channel 6 transfer error flag */ -#endif -#if defined(DMA1_Channel7) -#define LL_DMA_ISR_GIF7 DMA_ISR_GIF7 /*!< Channel 7 global flag */ -#define LL_DMA_ISR_TCIF7 DMA_ISR_TCIF7 /*!< Channel 7 transfer complete flag */ -#define LL_DMA_ISR_HTIF7 DMA_ISR_HTIF7 /*!< Channel 7 half transfer flag */ -#define LL_DMA_ISR_TEIF7 DMA_ISR_TEIF7 /*!< Channel 7 transfer error flag */ -#endif -/** - * @} - */ - -/** @defgroup DMA_LL_EC_IT IT Defines - * @brief IT defines which can be used with LL_DMA_ReadReg and LL_DMA_WriteReg functions - * @{ - */ -#define LL_DMA_CCR_TCIE DMA_CCR_TCIE /*!< Transfer complete interrupt */ -#define LL_DMA_CCR_HTIE DMA_CCR_HTIE /*!< Half Transfer interrupt */ -#define LL_DMA_CCR_TEIE DMA_CCR_TEIE /*!< Transfer error interrupt */ -/** - * @} - */ - -/** @defgroup DMA_LL_EC_CHANNEL CHANNEL - * @{ - */ -#define LL_DMA_CHANNEL_1 0x00000001U /*!< DMA Channel 1 */ -#define LL_DMA_CHANNEL_2 0x00000002U /*!< DMA Channel 2 */ -#define LL_DMA_CHANNEL_3 0x00000003U /*!< DMA Channel 3 */ -#define LL_DMA_CHANNEL_4 0x00000004U /*!< DMA Channel 4 */ -#define LL_DMA_CHANNEL_5 0x00000005U /*!< DMA Channel 5 */ -#if defined(DMA1_Channel6) -#define LL_DMA_CHANNEL_6 0x00000006U /*!< DMA Channel 6 */ -#endif -#if defined(DMA1_Channel7) -#define LL_DMA_CHANNEL_7 0x00000007U /*!< DMA Channel 7 */ -#endif -#if defined(USE_FULL_LL_DRIVER) -#define LL_DMA_CHANNEL_ALL 0xFFFF0000U /*!< DMA Channel all (used only for function @ref LL_DMA_DeInit(). */ -#endif /*USE_FULL_LL_DRIVER*/ -/** - * @} - */ - -/** @defgroup DMA_LL_EC_DIRECTION Transfer Direction - * @{ - */ -#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U /*!< Peripheral to memory direction */ -#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR /*!< Memory to peripheral direction */ -#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM /*!< Memory to memory direction */ -/** - * @} - */ - -/** @defgroup DMA_LL_EC_MODE Transfer mode - * @{ - */ -#define LL_DMA_MODE_NORMAL 0x00000000U /*!< Normal Mode */ -#define LL_DMA_MODE_CIRCULAR DMA_CCR_CIRC /*!< Circular Mode */ -/** - * @} - */ - -/** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode - * @{ - */ -#define LL_DMA_PERIPH_INCREMENT DMA_CCR_PINC /*!< Peripheral increment mode Enable */ -#define LL_DMA_PERIPH_NOINCREMENT 0x00000000U /*!< Peripheral increment mode Disable */ -/** - * @} - */ - -/** @defgroup DMA_LL_EC_MEMORY Memory increment mode - * @{ - */ -#define LL_DMA_MEMORY_INCREMENT DMA_CCR_MINC /*!< Memory increment mode Enable */ -#define LL_DMA_MEMORY_NOINCREMENT 0x00000000U /*!< Memory increment mode Disable */ -/** - * @} - */ - -/** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment - * @{ - */ -#define LL_DMA_PDATAALIGN_BYTE 0x00000000U /*!< Peripheral data alignment : Byte */ -#define LL_DMA_PDATAALIGN_HALFWORD DMA_CCR_PSIZE_0 /*!< Peripheral data alignment : HalfWord */ -#define LL_DMA_PDATAALIGN_WORD DMA_CCR_PSIZE_1 /*!< Peripheral data alignment : Word */ -/** - * @} - */ - -/** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment - * @{ - */ -#define LL_DMA_MDATAALIGN_BYTE 0x00000000U /*!< Memory data alignment : Byte */ -#define LL_DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0 /*!< Memory data alignment : HalfWord */ -#define LL_DMA_MDATAALIGN_WORD DMA_CCR_MSIZE_1 /*!< Memory data alignment : Word */ -/** - * @} - */ - -/** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level - * @{ - */ -#define LL_DMA_PRIORITY_LOW 0x00000000U /*!< Priority level : Low */ -#define LL_DMA_PRIORITY_MEDIUM DMA_CCR_PL_0 /*!< Priority level : Medium */ -#define LL_DMA_PRIORITY_HIGH DMA_CCR_PL_1 /*!< Priority level : High */ -#define LL_DMA_PRIORITY_VERYHIGH DMA_CCR_PL /*!< Priority level : Very_High */ -/** - * @} - */ - -#if (defined(DMA1_CSELR_DEFAULT)||defined(DMA2_CSELR_DEFAULT)) -/** @defgroup DMA_LL_EC_REQUEST Transfer peripheral request - * @{ - */ -#define LL_DMA_REQUEST_0 0x00000000U /*!< DMA peripheral request 0 */ -#define LL_DMA_REQUEST_1 0x00000001U /*!< DMA peripheral request 1 */ -#define LL_DMA_REQUEST_2 0x00000002U /*!< DMA peripheral request 2 */ -#define LL_DMA_REQUEST_3 0x00000003U /*!< DMA peripheral request 3 */ -#define LL_DMA_REQUEST_4 0x00000004U /*!< DMA peripheral request 4 */ -#define LL_DMA_REQUEST_5 0x00000005U /*!< DMA peripheral request 5 */ -#define LL_DMA_REQUEST_6 0x00000006U /*!< DMA peripheral request 6 */ -#define LL_DMA_REQUEST_7 0x00000007U /*!< DMA peripheral request 7 */ -#define LL_DMA_REQUEST_8 0x00000008U /*!< DMA peripheral request 8 */ -#define LL_DMA_REQUEST_9 0x00000009U /*!< DMA peripheral request 9 */ -#define LL_DMA_REQUEST_10 0x0000000AU /*!< DMA peripheral request 10 */ -#define LL_DMA_REQUEST_11 0x0000000BU /*!< DMA peripheral request 11 */ -#define LL_DMA_REQUEST_12 0x0000000CU /*!< DMA peripheral request 12 */ -#define LL_DMA_REQUEST_13 0x0000000DU /*!< DMA peripheral request 13 */ -#define LL_DMA_REQUEST_14 0x0000000EU /*!< DMA peripheral request 14 */ -#define LL_DMA_REQUEST_15 0x0000000FU /*!< DMA peripheral request 15 */ -/** - * @} - */ -#endif - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ -/** @defgroup DMA_LL_Exported_Macros DMA Exported Macros - * @{ - */ - -/** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros - * @{ - */ -/** - * @brief Write a value in DMA register - * @param __INSTANCE__ DMA Instance - * @param __REG__ Register to be written - * @param __VALUE__ Value to be written in the register - * @retval None - */ -#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) - -/** - * @brief Read a value in DMA register - * @param __INSTANCE__ DMA Instance - * @param __REG__ Register to be read - * @retval Register value - */ -#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) -/** - * @} - */ - -/** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely - * @{ - */ -/** - * @brief Convert DMAx_Channely into DMAx - * @param __CHANNEL_INSTANCE__ DMAx_Channely - * @retval DMAx - */ -#if defined(DMA2) -#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) \ -(((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ? DMA2 : DMA1) -#else -#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) (DMA1) -#endif - -/** - * @brief Convert DMAx_Channely into LL_DMA_CHANNEL_y - * @param __CHANNEL_INSTANCE__ DMAx_Channely - * @retval LL_DMA_CHANNEL_y - */ -#if defined (DMA2) -#if defined (DMA2_Channel6) && defined (DMA2_Channel7) -#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ -(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \ - LL_DMA_CHANNEL_7) -#else -#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ -(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ - LL_DMA_CHANNEL_7) -#endif -#else -#if defined (DMA1_Channel6) && defined (DMA1_Channel7) -#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ -(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ - LL_DMA_CHANNEL_7) -#elif defined (DMA1_Channel6) -#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ -(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ - LL_DMA_CHANNEL_6) -#else -#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ -(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ - ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ - LL_DMA_CHANNEL_5) -#endif /* DMA1_Channel6 && DMA1_Channel7 */ -#endif - -/** - * @brief Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely - * @param __DMA_INSTANCE__ DMAx - * @param __CHANNEL__ LL_DMA_CHANNEL_y - * @retval DMAx_Channely - */ -#if defined (DMA2) -#if defined (DMA2_Channel6) && defined (DMA2_Channel7) -#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ -((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA2_Channel6 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) ? DMA1_Channel7 : \ - DMA2_Channel7) -#else -#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ -((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ - DMA1_Channel7) -#endif -#else -#if defined (DMA1_Channel6) && defined (DMA1_Channel7) -#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ -((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ - DMA1_Channel7) -#elif defined (DMA1_Channel6) -#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ -((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ - DMA1_Channel6) -#else -#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ -((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ - (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ - DMA1_Channel5) -#endif /* DMA1_Channel6 && DMA1_Channel7 */ -#endif - -/** - * @} - */ - -/** - * @} - */ - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup DMA_LL_Exported_Functions DMA Exported Functions - * @{ - */ - -/** @defgroup DMA_LL_EF_Configuration Configuration - * @{ - */ -/** - * @brief Enable DMA channel. - * @rmtoll CCR EN LL_DMA_EnableChannel - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval None - */ -__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel) -{ - SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN); -} - -/** - * @brief Disable DMA channel. - * @rmtoll CCR EN LL_DMA_DisableChannel - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval None - */ -__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel) -{ - CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN); -} - -/** - * @brief Check if DMA channel is enabled or disabled. - * @rmtoll CCR EN LL_DMA_IsEnabledChannel - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_EN) == (DMA_CCR_EN)); -} - -/** - * @brief Configure all parameters link to DMA transfer. - * @rmtoll CCR DIR LL_DMA_ConfigTransfer\n - * CCR MEM2MEM LL_DMA_ConfigTransfer\n - * CCR CIRC LL_DMA_ConfigTransfer\n - * CCR PINC LL_DMA_ConfigTransfer\n - * CCR MINC LL_DMA_ConfigTransfer\n - * CCR PSIZE LL_DMA_ConfigTransfer\n - * CCR MSIZE LL_DMA_ConfigTransfer\n - * CCR PL LL_DMA_ConfigTransfer - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param Configuration This parameter must be a combination of all the following values: - * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY - * @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR - * @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT - * @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT - * @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD - * @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD - * @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH - * @retval None - */ -__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL, - Configuration); -} - -/** - * @brief Set Data transfer direction (read from peripheral or from memory). - * @rmtoll CCR DIR LL_DMA_SetDataTransferDirection\n - * CCR MEM2MEM LL_DMA_SetDataTransferDirection - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param Direction This parameter can be one of the following values: - * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY - * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH - * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction); -} - -/** - * @brief Get Data transfer direction (read from peripheral or from memory). - * @rmtoll CCR DIR LL_DMA_GetDataTransferDirection\n - * CCR MEM2MEM LL_DMA_GetDataTransferDirection - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY - * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH - * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY - */ -__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_DIR | DMA_CCR_MEM2MEM)); -} - -/** - * @brief Set DMA mode circular or normal. - * @note The circular buffer mode cannot be used if the memory-to-memory - * data transfer is configured on the selected Channel. - * @rmtoll CCR CIRC LL_DMA_SetMode - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param Mode This parameter can be one of the following values: - * @arg @ref LL_DMA_MODE_NORMAL - * @arg @ref LL_DMA_MODE_CIRCULAR - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC, - Mode); -} - -/** - * @brief Get DMA mode circular or normal. - * @rmtoll CCR CIRC LL_DMA_GetMode - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_DMA_MODE_NORMAL - * @arg @ref LL_DMA_MODE_CIRCULAR - */ -__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_CIRC)); -} - -/** - * @brief Set Peripheral increment mode. - * @rmtoll CCR PINC LL_DMA_SetPeriphIncMode - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param PeriphOrM2MSrcIncMode This parameter can be one of the following values: - * @arg @ref LL_DMA_PERIPH_INCREMENT - * @arg @ref LL_DMA_PERIPH_NOINCREMENT - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC, - PeriphOrM2MSrcIncMode); -} - -/** - * @brief Get Peripheral increment mode. - * @rmtoll CCR PINC LL_DMA_GetPeriphIncMode - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_DMA_PERIPH_INCREMENT - * @arg @ref LL_DMA_PERIPH_NOINCREMENT - */ -__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_PINC)); -} - -/** - * @brief Set Memory increment mode. - * @rmtoll CCR MINC LL_DMA_SetMemoryIncMode - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param MemoryOrM2MDstIncMode This parameter can be one of the following values: - * @arg @ref LL_DMA_MEMORY_INCREMENT - * @arg @ref LL_DMA_MEMORY_NOINCREMENT - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC, - MemoryOrM2MDstIncMode); -} - -/** - * @brief Get Memory increment mode. - * @rmtoll CCR MINC LL_DMA_GetMemoryIncMode - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_DMA_MEMORY_INCREMENT - * @arg @ref LL_DMA_MEMORY_NOINCREMENT - */ -__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_MINC)); -} - -/** - * @brief Set Peripheral size. - * @rmtoll CCR PSIZE LL_DMA_SetPeriphSize - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param PeriphOrM2MSrcDataSize This parameter can be one of the following values: - * @arg @ref LL_DMA_PDATAALIGN_BYTE - * @arg @ref LL_DMA_PDATAALIGN_HALFWORD - * @arg @ref LL_DMA_PDATAALIGN_WORD - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE, - PeriphOrM2MSrcDataSize); -} - -/** - * @brief Get Peripheral size. - * @rmtoll CCR PSIZE LL_DMA_GetPeriphSize - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_DMA_PDATAALIGN_BYTE - * @arg @ref LL_DMA_PDATAALIGN_HALFWORD - * @arg @ref LL_DMA_PDATAALIGN_WORD - */ -__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_PSIZE)); -} - -/** - * @brief Set Memory size. - * @rmtoll CCR MSIZE LL_DMA_SetMemorySize - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param MemoryOrM2MDstDataSize This parameter can be one of the following values: - * @arg @ref LL_DMA_MDATAALIGN_BYTE - * @arg @ref LL_DMA_MDATAALIGN_HALFWORD - * @arg @ref LL_DMA_MDATAALIGN_WORD - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE, - MemoryOrM2MDstDataSize); -} - -/** - * @brief Get Memory size. - * @rmtoll CCR MSIZE LL_DMA_GetMemorySize - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_DMA_MDATAALIGN_BYTE - * @arg @ref LL_DMA_MDATAALIGN_HALFWORD - * @arg @ref LL_DMA_MDATAALIGN_WORD - */ -__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_MSIZE)); -} - -/** - * @brief Set Channel priority level. - * @rmtoll CCR PL LL_DMA_SetChannelPriorityLevel - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param Priority This parameter can be one of the following values: - * @arg @ref LL_DMA_PRIORITY_LOW - * @arg @ref LL_DMA_PRIORITY_MEDIUM - * @arg @ref LL_DMA_PRIORITY_HIGH - * @arg @ref LL_DMA_PRIORITY_VERYHIGH - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL, - Priority); -} - -/** - * @brief Get Channel priority level. - * @rmtoll CCR PL LL_DMA_GetChannelPriorityLevel - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_DMA_PRIORITY_LOW - * @arg @ref LL_DMA_PRIORITY_MEDIUM - * @arg @ref LL_DMA_PRIORITY_HIGH - * @arg @ref LL_DMA_PRIORITY_VERYHIGH - */ -__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_PL)); -} - -/** - * @brief Set Number of data to transfer. - * @note This action has no effect if - * channel is enabled. - * @rmtoll CNDTR NDT LL_DMA_SetDataLength - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData) -{ - MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR, - DMA_CNDTR_NDT, NbData); -} - -/** - * @brief Get Number of data to transfer. - * @note Once the channel is enabled, the return value indicate the - * remaining bytes to be transmitted. - * @rmtoll CNDTR NDT LL_DMA_GetDataLength - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - */ -__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR, - DMA_CNDTR_NDT)); -} - -/** - * @brief Configure the Source and Destination addresses. - * @note This API must not be called when the DMA channel is enabled. - * @note Each IP using DMA provides an API to get directly the register adress (LL_PPP_DMA_GetRegAddr). - * @rmtoll CPAR PA LL_DMA_ConfigAddresses\n - * CMAR MA LL_DMA_ConfigAddresses - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - * @param DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - * @param Direction This parameter can be one of the following values: - * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY - * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH - * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY - * @retval None - */ -__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress, - uint32_t DstAddress, uint32_t Direction) -{ - /* Direction Memory to Periph */ - if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) - { - WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress); - WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress); - } - /* Direction Periph to Memory and Memory to Memory */ - else - { - WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress); - WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress); - } -} - -/** - * @brief Set the Memory address. - * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. - * @note This API must not be called when the DMA channel is enabled. - * @rmtoll CMAR MA LL_DMA_SetMemoryAddress - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) -{ - WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress); -} - -/** - * @brief Set the Peripheral address. - * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. - * @note This API must not be called when the DMA channel is enabled. - * @rmtoll CPAR PA LL_DMA_SetPeriphAddress - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress) -{ - WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress); -} - -/** - * @brief Get Memory address. - * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. - * @rmtoll CMAR MA LL_DMA_GetMemoryAddress - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - */ -__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR)); -} - -/** - * @brief Get Peripheral address. - * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. - * @rmtoll CPAR PA LL_DMA_GetPeriphAddress - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - */ -__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR)); -} - -/** - * @brief Set the Memory to Memory Source address. - * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. - * @note This API must not be called when the DMA channel is enabled. - * @rmtoll CPAR PA LL_DMA_SetM2MSrcAddress - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) -{ - WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, MemoryAddress); -} - -/** - * @brief Set the Memory to Memory Destination address. - * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. - * @note This API must not be called when the DMA channel is enabled. - * @rmtoll CMAR MA LL_DMA_SetM2MDstAddress - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) -{ - WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress); -} - -/** - * @brief Get the Memory to Memory Source address. - * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. - * @rmtoll CPAR PA LL_DMA_GetM2MSrcAddress - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - */ -__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR)); -} - -/** - * @brief Get the Memory to Memory Destination address. - * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. - * @rmtoll CMAR MA LL_DMA_GetM2MDstAddress - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF - */ -__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR)); -} - -#if (defined(DMA1_CSELR_DEFAULT)||defined(DMA2_CSELR_DEFAULT)) -/** - * @brief Set DMA request for DMA instance on Channel x. - * @note Please refer to Reference Manual to get the available mapping of Request value link to Channel Selection. - * @rmtoll CSELR C1S LL_DMA_SetPeriphRequest\n - * CSELR C2S LL_DMA_SetPeriphRequest\n - * CSELR C3S LL_DMA_SetPeriphRequest\n - * CSELR C4S LL_DMA_SetPeriphRequest\n - * CSELR C5S LL_DMA_SetPeriphRequest\n - * CSELR C6S LL_DMA_SetPeriphRequest\n - * CSELR C7S LL_DMA_SetPeriphRequest - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @param PeriphRequest This parameter can be one of the following values: - * @arg @ref LL_DMA_REQUEST_0 - * @arg @ref LL_DMA_REQUEST_1 - * @arg @ref LL_DMA_REQUEST_2 - * @arg @ref LL_DMA_REQUEST_3 - * @arg @ref LL_DMA_REQUEST_4 - * @arg @ref LL_DMA_REQUEST_5 - * @arg @ref LL_DMA_REQUEST_6 - * @arg @ref LL_DMA_REQUEST_7 - * @arg @ref LL_DMA_REQUEST_8 - * @arg @ref LL_DMA_REQUEST_9 - * @arg @ref LL_DMA_REQUEST_10 - * @arg @ref LL_DMA_REQUEST_11 - * @arg @ref LL_DMA_REQUEST_12 - * @arg @ref LL_DMA_REQUEST_13 - * @arg @ref LL_DMA_REQUEST_14 - * @arg @ref LL_DMA_REQUEST_15 - * @retval None - */ -__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest) -{ - MODIFY_REG(DMAx->CSELR, - DMA_CSELR_C1S << ((Channel - 1U) * 4U), PeriphRequest << DMA_POSITION_CSELR_CXS); -} - -/** - * @brief Get DMA request for DMA instance on Channel x. - * @rmtoll CSELR C1S LL_DMA_GetPeriphRequest\n - * CSELR C2S LL_DMA_GetPeriphRequest\n - * CSELR C3S LL_DMA_GetPeriphRequest\n - * CSELR C4S LL_DMA_GetPeriphRequest\n - * CSELR C5S LL_DMA_GetPeriphRequest\n - * CSELR C6S LL_DMA_GetPeriphRequest\n - * CSELR C7S LL_DMA_GetPeriphRequest - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_DMA_REQUEST_0 - * @arg @ref LL_DMA_REQUEST_1 - * @arg @ref LL_DMA_REQUEST_2 - * @arg @ref LL_DMA_REQUEST_3 - * @arg @ref LL_DMA_REQUEST_4 - * @arg @ref LL_DMA_REQUEST_5 - * @arg @ref LL_DMA_REQUEST_6 - * @arg @ref LL_DMA_REQUEST_7 - * @arg @ref LL_DMA_REQUEST_8 - * @arg @ref LL_DMA_REQUEST_9 - * @arg @ref LL_DMA_REQUEST_10 - * @arg @ref LL_DMA_REQUEST_11 - * @arg @ref LL_DMA_REQUEST_12 - * @arg @ref LL_DMA_REQUEST_13 - * @arg @ref LL_DMA_REQUEST_14 - * @arg @ref LL_DMA_REQUEST_15 - */ -__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(DMAx->CSELR, - DMA_CSELR_C1S << ((Channel - 1U) * 4U)) >> DMA_POSITION_CSELR_CXS); -} -#endif - -/** - * @} - */ - -/** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management - * @{ - */ - -/** - * @brief Get Channel 1 global interrupt flag. - * @rmtoll ISR GIF1 LL_DMA_IsActiveFlag_GI1 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)); -} - -/** - * @brief Get Channel 2 global interrupt flag. - * @rmtoll ISR GIF2 LL_DMA_IsActiveFlag_GI2 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)); -} - -/** - * @brief Get Channel 3 global interrupt flag. - * @rmtoll ISR GIF3 LL_DMA_IsActiveFlag_GI3 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)); -} - -/** - * @brief Get Channel 4 global interrupt flag. - * @rmtoll ISR GIF4 LL_DMA_IsActiveFlag_GI4 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)); -} - -/** - * @brief Get Channel 5 global interrupt flag. - * @rmtoll ISR GIF5 LL_DMA_IsActiveFlag_GI5 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)); -} - -#if defined(DMA1_Channel6) -/** - * @brief Get Channel 6 global interrupt flag. - * @rmtoll ISR GIF6 LL_DMA_IsActiveFlag_GI6 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)); -} -#endif - -#if defined(DMA1_Channel7) -/** - * @brief Get Channel 7 global interrupt flag. - * @rmtoll ISR GIF7 LL_DMA_IsActiveFlag_GI7 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)); -} -#endif - -/** - * @brief Get Channel 1 transfer complete flag. - * @rmtoll ISR TCIF1 LL_DMA_IsActiveFlag_TC1 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)); -} - -/** - * @brief Get Channel 2 transfer complete flag. - * @rmtoll ISR TCIF2 LL_DMA_IsActiveFlag_TC2 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)); -} - -/** - * @brief Get Channel 3 transfer complete flag. - * @rmtoll ISR TCIF3 LL_DMA_IsActiveFlag_TC3 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)); -} - -/** - * @brief Get Channel 4 transfer complete flag. - * @rmtoll ISR TCIF4 LL_DMA_IsActiveFlag_TC4 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)); -} - -/** - * @brief Get Channel 5 transfer complete flag. - * @rmtoll ISR TCIF5 LL_DMA_IsActiveFlag_TC5 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)); -} - -#if defined(DMA1_Channel6) -/** - * @brief Get Channel 6 transfer complete flag. - * @rmtoll ISR TCIF6 LL_DMA_IsActiveFlag_TC6 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)); -} -#endif - -#if defined(DMA1_Channel7) -/** - * @brief Get Channel 7 transfer complete flag. - * @rmtoll ISR TCIF7 LL_DMA_IsActiveFlag_TC7 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)); -} -#endif - -/** - * @brief Get Channel 1 half transfer flag. - * @rmtoll ISR HTIF1 LL_DMA_IsActiveFlag_HT1 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)); -} - -/** - * @brief Get Channel 2 half transfer flag. - * @rmtoll ISR HTIF2 LL_DMA_IsActiveFlag_HT2 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)); -} - -/** - * @brief Get Channel 3 half transfer flag. - * @rmtoll ISR HTIF3 LL_DMA_IsActiveFlag_HT3 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)); -} - -/** - * @brief Get Channel 4 half transfer flag. - * @rmtoll ISR HTIF4 LL_DMA_IsActiveFlag_HT4 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)); -} - -/** - * @brief Get Channel 5 half transfer flag. - * @rmtoll ISR HTIF5 LL_DMA_IsActiveFlag_HT5 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)); -} - -#if defined(DMA1_Channel6) -/** - * @brief Get Channel 6 half transfer flag. - * @rmtoll ISR HTIF6 LL_DMA_IsActiveFlag_HT6 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)); -} -#endif - -#if defined(DMA1_Channel7) -/** - * @brief Get Channel 7 half transfer flag. - * @rmtoll ISR HTIF7 LL_DMA_IsActiveFlag_HT7 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)); -} -#endif - -/** - * @brief Get Channel 1 transfer error flag. - * @rmtoll ISR TEIF1 LL_DMA_IsActiveFlag_TE1 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)); -} - -/** - * @brief Get Channel 2 transfer error flag. - * @rmtoll ISR TEIF2 LL_DMA_IsActiveFlag_TE2 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)); -} - -/** - * @brief Get Channel 3 transfer error flag. - * @rmtoll ISR TEIF3 LL_DMA_IsActiveFlag_TE3 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)); -} - -/** - * @brief Get Channel 4 transfer error flag. - * @rmtoll ISR TEIF4 LL_DMA_IsActiveFlag_TE4 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)); -} - -/** - * @brief Get Channel 5 transfer error flag. - * @rmtoll ISR TEIF5 LL_DMA_IsActiveFlag_TE5 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)); -} - -#if defined(DMA1_Channel6) -/** - * @brief Get Channel 6 transfer error flag. - * @rmtoll ISR TEIF6 LL_DMA_IsActiveFlag_TE6 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)); -} -#endif - -#if defined(DMA1_Channel7) -/** - * @brief Get Channel 7 transfer error flag. - * @rmtoll ISR TEIF7 LL_DMA_IsActiveFlag_TE7 - * @param DMAx DMAx Instance - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx) -{ - return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)); -} -#endif - -/** - * @brief Clear Channel 1 global interrupt flag. - * @note Do not Clear Channel 1 global interrupt flag when the channel in ON. - Instead clear specific flags transfer complete, half transfer & transfer - error flag with LL_DMA_ClearFlag_TC1, LL_DMA_ClearFlag_HT1, - LL_DMA_ClearFlag_TE1. bug id 2.4.1 in Product Errata Sheet. - * @rmtoll IFCR CGIF1 LL_DMA_ClearFlag_GI1 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1); -} - -/** - * @brief Clear Channel 2 global interrupt flag. - * @note Do not Clear Channel 2 global interrupt flag when the channel in ON. - Instead clear specific flags transfer complete, half transfer & transfer - error flag with LL_DMA_ClearFlag_TC2, LL_DMA_ClearFlag_HT2, - LL_DMA_ClearFlag_TE2. bug id 2.4.1 in Product Errata Sheet. - * @rmtoll IFCR CGIF2 LL_DMA_ClearFlag_GI2 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2); -} - -/** - * @brief Clear Channel 3 global interrupt flag. - * @note Do not Clear Channel 3 global interrupt flag when the channel in ON. - Instead clear specific flags transfer complete, half transfer & transfer - error flag with LL_DMA_ClearFlag_TC3, LL_DMA_ClearFlag_HT3, - LL_DMA_ClearFlag_TE3. bug id 2.4.1 in Product Errata Sheet. - * @rmtoll IFCR CGIF3 LL_DMA_ClearFlag_GI3 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3); -} - -/** - * @brief Clear Channel 4 global interrupt flag. - * @note Do not Clear Channel 4 global interrupt flag when the channel in ON. - Instead clear specific flags transfer complete, half transfer & transfer - error flag with LL_DMA_ClearFlag_TC4, LL_DMA_ClearFlag_HT4, - LL_DMA_ClearFlag_TE4. bug id 2.4.1 in Product Errata Sheet. - * @rmtoll IFCR CGIF4 LL_DMA_ClearFlag_GI4 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4); -} - -/** - * @brief Clear Channel 5 global interrupt flag. - * @note Do not Clear Channel 5 global interrupt flag when the channel in ON. - Instead clear specific flags transfer complete, half transfer & transfer - error flag with LL_DMA_ClearFlag_TC5, LL_DMA_ClearFlag_HT5, - LL_DMA_ClearFlag_TE5. bug id 2.4.1 in Product Errata Sheet. - * @rmtoll IFCR CGIF5 LL_DMA_ClearFlag_GI5 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5); -} - -#if defined(DMA1_Channel6) -/** - * @brief Clear Channel 6 global interrupt flag. - * @note Do not Clear Channel 6 global interrupt flag when the channel in ON. - Instead clear specific flags transfer complete, half transfer & transfer - error flag with LL_DMA_ClearFlag_TC6, LL_DMA_ClearFlag_HT6, - LL_DMA_ClearFlag_TE6. bug id 2.4.1 in Product Errata Sheet. - * @rmtoll IFCR CGIF6 LL_DMA_ClearFlag_GI6 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6); -} -#endif - -#if defined(DMA1_Channel7) -/** - * @brief Clear Channel 7 global interrupt flag. - * @note Do not Clear Channel 7 global interrupt flag when the channel in ON. - Instead clear specific flags transfer complete, half transfer & transfer - error flag with LL_DMA_ClearFlag_TC7, LL_DMA_ClearFlag_HT7, - LL_DMA_ClearFlag_TE7. bug id 2.4.1 in Product Errata Sheet. - * @rmtoll IFCR CGIF7 LL_DMA_ClearFlag_GI7 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7); -} -#endif - -/** - * @brief Clear Channel 1 transfer complete flag. - * @rmtoll IFCR CTCIF1 LL_DMA_ClearFlag_TC1 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1); -} - -/** - * @brief Clear Channel 2 transfer complete flag. - * @rmtoll IFCR CTCIF2 LL_DMA_ClearFlag_TC2 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2); -} - -/** - * @brief Clear Channel 3 transfer complete flag. - * @rmtoll IFCR CTCIF3 LL_DMA_ClearFlag_TC3 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3); -} - -/** - * @brief Clear Channel 4 transfer complete flag. - * @rmtoll IFCR CTCIF4 LL_DMA_ClearFlag_TC4 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4); -} - -/** - * @brief Clear Channel 5 transfer complete flag. - * @rmtoll IFCR CTCIF5 LL_DMA_ClearFlag_TC5 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5); -} - -#if defined(DMA1_Channel6) -/** - * @brief Clear Channel 6 transfer complete flag. - * @rmtoll IFCR CTCIF6 LL_DMA_ClearFlag_TC6 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6); -} -#endif - -#if defined(DMA1_Channel7) -/** - * @brief Clear Channel 7 transfer complete flag. - * @rmtoll IFCR CTCIF7 LL_DMA_ClearFlag_TC7 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7); -} -#endif - -/** - * @brief Clear Channel 1 half transfer flag. - * @rmtoll IFCR CHTIF1 LL_DMA_ClearFlag_HT1 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1); -} - -/** - * @brief Clear Channel 2 half transfer flag. - * @rmtoll IFCR CHTIF2 LL_DMA_ClearFlag_HT2 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2); -} - -/** - * @brief Clear Channel 3 half transfer flag. - * @rmtoll IFCR CHTIF3 LL_DMA_ClearFlag_HT3 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3); -} - -/** - * @brief Clear Channel 4 half transfer flag. - * @rmtoll IFCR CHTIF4 LL_DMA_ClearFlag_HT4 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4); -} - -/** - * @brief Clear Channel 5 half transfer flag. - * @rmtoll IFCR CHTIF5 LL_DMA_ClearFlag_HT5 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5); -} - -#if defined(DMA1_Channel6) -/** - * @brief Clear Channel 6 half transfer flag. - * @rmtoll IFCR CHTIF6 LL_DMA_ClearFlag_HT6 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6); -} -#endif - -#if defined(DMA1_Channel7) -/** - * @brief Clear Channel 7 half transfer flag. - * @rmtoll IFCR CHTIF7 LL_DMA_ClearFlag_HT7 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7); -} -#endif - -/** - * @brief Clear Channel 1 transfer error flag. - * @rmtoll IFCR CTEIF1 LL_DMA_ClearFlag_TE1 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1); -} - -/** - * @brief Clear Channel 2 transfer error flag. - * @rmtoll IFCR CTEIF2 LL_DMA_ClearFlag_TE2 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2); -} - -/** - * @brief Clear Channel 3 transfer error flag. - * @rmtoll IFCR CTEIF3 LL_DMA_ClearFlag_TE3 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3); -} - -/** - * @brief Clear Channel 4 transfer error flag. - * @rmtoll IFCR CTEIF4 LL_DMA_ClearFlag_TE4 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4); -} - -/** - * @brief Clear Channel 5 transfer error flag. - * @rmtoll IFCR CTEIF5 LL_DMA_ClearFlag_TE5 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); -} - -#if defined(DMA1_Channel6) -/** - * @brief Clear Channel 6 transfer error flag. - * @rmtoll IFCR CTEIF6 LL_DMA_ClearFlag_TE6 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6); -} -#endif - -#if defined(DMA1_Channel7) -/** - * @brief Clear Channel 7 transfer error flag. - * @rmtoll IFCR CTEIF7 LL_DMA_ClearFlag_TE7 - * @param DMAx DMAx Instance - * @retval None - */ -__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx) -{ - WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7); -} -#endif - -/** - * @} - */ - -/** @defgroup DMA_LL_EF_IT_Management IT_Management - * @{ - */ -/** - * @brief Enable Transfer complete interrupt. - * @rmtoll CCR TCIE LL_DMA_EnableIT_TC - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval None - */ -__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) -{ - SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE); -} - -/** - * @brief Enable Half transfer interrupt. - * @rmtoll CCR HTIE LL_DMA_EnableIT_HT - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval None - */ -__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) -{ - SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE); -} - -/** - * @brief Enable Transfer error interrupt. - * @rmtoll CCR TEIE LL_DMA_EnableIT_TE - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval None - */ -__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) -{ - SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE); -} - -/** - * @brief Disable Transfer complete interrupt. - * @rmtoll CCR TCIE LL_DMA_DisableIT_TC - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval None - */ -__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) -{ - CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE); -} - -/** - * @brief Disable Half transfer interrupt. - * @rmtoll CCR HTIE LL_DMA_DisableIT_HT - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval None - */ -__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) -{ - CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE); -} - -/** - * @brief Disable Transfer error interrupt. - * @rmtoll CCR TEIE LL_DMA_DisableIT_TE - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval None - */ -__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) -{ - CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE); -} - -/** - * @brief Check if Transfer complete Interrupt is enabled. - * @rmtoll CCR TCIE LL_DMA_IsEnabledIT_TC - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_TCIE) == (DMA_CCR_TCIE)); -} - -/** - * @brief Check if Half transfer Interrupt is enabled. - * @rmtoll CCR HTIE LL_DMA_IsEnabledIT_HT - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_HTIE) == (DMA_CCR_HTIE)); -} - -/** - * @brief Check if Transfer error Interrupt is enabled. - * @rmtoll CCR TEIE LL_DMA_IsEnabledIT_TE - * @param DMAx DMAx Instance - * @param Channel This parameter can be one of the following values: - * @arg @ref LL_DMA_CHANNEL_1 - * @arg @ref LL_DMA_CHANNEL_2 - * @arg @ref LL_DMA_CHANNEL_3 - * @arg @ref LL_DMA_CHANNEL_4 - * @arg @ref LL_DMA_CHANNEL_5 - * @arg @ref LL_DMA_CHANNEL_6 - * @arg @ref LL_DMA_CHANNEL_7 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) -{ - return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, - DMA_CCR_TEIE) == (DMA_CCR_TEIE)); -} - -/** - * @} - */ - -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup DMA_LL_EF_Init Initialization and de-initialization functions - * @{ - */ - -uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct); -uint32_t LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel); -void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct); - -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* DMA1 || DMA2 */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_DMA_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h deleted file mode 100644 index f488959..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h +++ /dev/null @@ -1,1016 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_exti.h - * @author MCD Application Team - * @brief Header file of EXTI LL module. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_EXTI_H -#define __STM32F0xx_LL_EXTI_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined (EXTI) - -/** @defgroup EXTI_LL EXTI - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/* Private Macros ------------------------------------------------------------*/ -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup EXTI_LL_Private_Macros EXTI Private Macros - * @{ - */ -/** - * @} - */ -#endif /*USE_FULL_LL_DRIVER*/ -/* Exported types ------------------------------------------------------------*/ -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure - * @{ - */ -typedef struct -{ - - uint32_t Line_0_31; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31 - This parameter can be any combination of @ref EXTI_LL_EC_LINE */ - - FunctionalState LineCommand; /*!< Specifies the new state of the selected EXTI lines. - This parameter can be set either to ENABLE or DISABLE */ - - uint8_t Mode; /*!< Specifies the mode for the EXTI lines. - This parameter can be a value of @ref EXTI_LL_EC_MODE. */ - - uint8_t Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. - This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */ -} LL_EXTI_InitTypeDef; - -/** - * @} - */ -#endif /*USE_FULL_LL_DRIVER*/ - -/* Exported constants --------------------------------------------------------*/ -/** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants - * @{ - */ - -/** @defgroup EXTI_LL_EC_LINE LINE - * @{ - */ -#define LL_EXTI_LINE_0 EXTI_IMR_IM0 /*!< Extended line 0 */ -#define LL_EXTI_LINE_1 EXTI_IMR_IM1 /*!< Extended line 1 */ -#define LL_EXTI_LINE_2 EXTI_IMR_IM2 /*!< Extended line 2 */ -#define LL_EXTI_LINE_3 EXTI_IMR_IM3 /*!< Extended line 3 */ -#define LL_EXTI_LINE_4 EXTI_IMR_IM4 /*!< Extended line 4 */ -#define LL_EXTI_LINE_5 EXTI_IMR_IM5 /*!< Extended line 5 */ -#define LL_EXTI_LINE_6 EXTI_IMR_IM6 /*!< Extended line 6 */ -#define LL_EXTI_LINE_7 EXTI_IMR_IM7 /*!< Extended line 7 */ -#define LL_EXTI_LINE_8 EXTI_IMR_IM8 /*!< Extended line 8 */ -#define LL_EXTI_LINE_9 EXTI_IMR_IM9 /*!< Extended line 9 */ -#define LL_EXTI_LINE_10 EXTI_IMR_IM10 /*!< Extended line 10 */ -#define LL_EXTI_LINE_11 EXTI_IMR_IM11 /*!< Extended line 11 */ -#define LL_EXTI_LINE_12 EXTI_IMR_IM12 /*!< Extended line 12 */ -#define LL_EXTI_LINE_13 EXTI_IMR_IM13 /*!< Extended line 13 */ -#define LL_EXTI_LINE_14 EXTI_IMR_IM14 /*!< Extended line 14 */ -#define LL_EXTI_LINE_15 EXTI_IMR_IM15 /*!< Extended line 15 */ -#if defined(EXTI_IMR_IM16) -#define LL_EXTI_LINE_16 EXTI_IMR_IM16 /*!< Extended line 16 */ -#endif -#define LL_EXTI_LINE_17 EXTI_IMR_IM17 /*!< Extended line 17 */ -#if defined(EXTI_IMR_IM18) -#define LL_EXTI_LINE_18 EXTI_IMR_IM18 /*!< Extended line 18 */ -#endif -#define LL_EXTI_LINE_19 EXTI_IMR_IM19 /*!< Extended line 19 */ -#if defined(EXTI_IMR_IM20) -#define LL_EXTI_LINE_20 EXTI_IMR_IM20 /*!< Extended line 20 */ -#endif -#if defined(EXTI_IMR_IM21) -#define LL_EXTI_LINE_21 EXTI_IMR_IM21 /*!< Extended line 21 */ -#endif -#if defined(EXTI_IMR_IM22) -#define LL_EXTI_LINE_22 EXTI_IMR_IM22 /*!< Extended line 22 */ -#endif -#define LL_EXTI_LINE_23 EXTI_IMR_IM23 /*!< Extended line 23 */ -#if defined(EXTI_IMR_IM24) -#define LL_EXTI_LINE_24 EXTI_IMR_IM24 /*!< Extended line 24 */ -#endif -#if defined(EXTI_IMR_IM25) -#define LL_EXTI_LINE_25 EXTI_IMR_IM25 /*!< Extended line 25 */ -#endif -#if defined(EXTI_IMR_IM26) -#define LL_EXTI_LINE_26 EXTI_IMR_IM26 /*!< Extended line 26 */ -#endif -#if defined(EXTI_IMR_IM27) -#define LL_EXTI_LINE_27 EXTI_IMR_IM27 /*!< Extended line 27 */ -#endif -#if defined(EXTI_IMR_IM28) -#define LL_EXTI_LINE_28 EXTI_IMR_IM28 /*!< Extended line 28 */ -#endif -#if defined(EXTI_IMR_IM29) -#define LL_EXTI_LINE_29 EXTI_IMR_IM29 /*!< Extended line 29 */ -#endif -#if defined(EXTI_IMR_IM30) -#define LL_EXTI_LINE_30 EXTI_IMR_IM30 /*!< Extended line 30 */ -#endif -#if defined(EXTI_IMR_IM31) -#define LL_EXTI_LINE_31 EXTI_IMR_IM31 /*!< Extended line 31 */ -#endif -#define LL_EXTI_LINE_ALL_0_31 EXTI_IMR_IM /*!< All Extended line not reserved*/ - - -#define LL_EXTI_LINE_ALL (0xFFFFFFFFU) /*!< All Extended line */ - -#if defined(USE_FULL_LL_DRIVER) -#define LL_EXTI_LINE_NONE (0x00000000U) /*!< None Extended line */ -#endif /*USE_FULL_LL_DRIVER*/ - -/** - * @} - */ -#if defined(USE_FULL_LL_DRIVER) - -/** @defgroup EXTI_LL_EC_MODE Mode - * @{ - */ -#define LL_EXTI_MODE_IT ((uint8_t)0x00U) /*!< Interrupt Mode */ -#define LL_EXTI_MODE_EVENT ((uint8_t)0x01U) /*!< Event Mode */ -#define LL_EXTI_MODE_IT_EVENT ((uint8_t)0x02U) /*!< Interrupt & Event Mode */ -/** - * @} - */ - -/** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger - * @{ - */ -#define LL_EXTI_TRIGGER_NONE ((uint8_t)0x00U) /*!< No Trigger Mode */ -#define LL_EXTI_TRIGGER_RISING ((uint8_t)0x01U) /*!< Trigger Rising Mode */ -#define LL_EXTI_TRIGGER_FALLING ((uint8_t)0x02U) /*!< Trigger Falling Mode */ -#define LL_EXTI_TRIGGER_RISING_FALLING ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */ - -/** - * @} - */ - - -#endif /*USE_FULL_LL_DRIVER*/ - - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ -/** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros - * @{ - */ - -/** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros - * @{ - */ - -/** - * @brief Write a value in EXTI register - * @param __REG__ Register to be written - * @param __VALUE__ Value to be written in the register - * @retval None - */ -#define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__)) - -/** - * @brief Read a value in EXTI register - * @param __REG__ Register to be read - * @retval Register value - */ -#define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__) -/** - * @} - */ - - -/** - * @} - */ - - - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions - * @{ - */ -/** @defgroup EXTI_LL_EF_IT_Management IT_Management - * @{ - */ - -/** - * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31 - * @note The reset value for the direct or internal lines (see RM) - * is set to 1 in order to enable the interrupt by default. - * Bits are set automatically at Power on. - * @rmtoll IMR IMx LL_EXTI_EnableIT_0_31 - * @param ExtiLine This parameter can be one of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_17 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_23 - * @arg @ref LL_EXTI_LINE_24 - * @arg @ref LL_EXTI_LINE_25 - * @arg @ref LL_EXTI_LINE_26 - * @arg @ref LL_EXTI_LINE_27 - * @arg @ref LL_EXTI_LINE_28 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @arg @ref LL_EXTI_LINE_ALL_0_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine) -{ - SET_BIT(EXTI->IMR, ExtiLine); -} - -/** - * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31 - * @note The reset value for the direct or internal lines (see RM) - * is set to 1 in order to enable the interrupt by default. - * Bits are set automatically at Power on. - * @rmtoll IMR IMx LL_EXTI_DisableIT_0_31 - * @param ExtiLine This parameter can be one of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_17 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_23 - * @arg @ref LL_EXTI_LINE_24 - * @arg @ref LL_EXTI_LINE_25 - * @arg @ref LL_EXTI_LINE_26 - * @arg @ref LL_EXTI_LINE_27 - * @arg @ref LL_EXTI_LINE_28 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @arg @ref LL_EXTI_LINE_ALL_0_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine) -{ - CLEAR_BIT(EXTI->IMR, ExtiLine); -} - - -/** - * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 - * @note The reset value for the direct or internal lines (see RM) - * is set to 1 in order to enable the interrupt by default. - * Bits are set automatically at Power on. - * @rmtoll IMR IMx LL_EXTI_IsEnabledIT_0_31 - * @param ExtiLine This parameter can be one of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_17 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_23 - * @arg @ref LL_EXTI_LINE_24 - * @arg @ref LL_EXTI_LINE_25 - * @arg @ref LL_EXTI_LINE_26 - * @arg @ref LL_EXTI_LINE_27 - * @arg @ref LL_EXTI_LINE_28 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @arg @ref LL_EXTI_LINE_ALL_0_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine) -{ - return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine)); -} - - -/** - * @} - */ - -/** @defgroup EXTI_LL_EF_Event_Management Event_Management - * @{ - */ - -/** - * @brief Enable ExtiLine Event request for Lines in range 0 to 31 - * @rmtoll EMR EMx LL_EXTI_EnableEvent_0_31 - * @param ExtiLine This parameter can be one of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_17 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_23 - * @arg @ref LL_EXTI_LINE_24 - * @arg @ref LL_EXTI_LINE_25 - * @arg @ref LL_EXTI_LINE_26 - * @arg @ref LL_EXTI_LINE_27 - * @arg @ref LL_EXTI_LINE_28 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @arg @ref LL_EXTI_LINE_ALL_0_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine) -{ - SET_BIT(EXTI->EMR, ExtiLine); - -} - - -/** - * @brief Disable ExtiLine Event request for Lines in range 0 to 31 - * @rmtoll EMR EMx LL_EXTI_DisableEvent_0_31 - * @param ExtiLine This parameter can be one of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_17 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_23 - * @arg @ref LL_EXTI_LINE_24 - * @arg @ref LL_EXTI_LINE_25 - * @arg @ref LL_EXTI_LINE_26 - * @arg @ref LL_EXTI_LINE_27 - * @arg @ref LL_EXTI_LINE_28 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @arg @ref LL_EXTI_LINE_ALL_0_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine) -{ - CLEAR_BIT(EXTI->EMR, ExtiLine); -} - - -/** - * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 - * @rmtoll EMR EMx LL_EXTI_IsEnabledEvent_0_31 - * @param ExtiLine This parameter can be one of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_17 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_23 - * @arg @ref LL_EXTI_LINE_24 - * @arg @ref LL_EXTI_LINE_25 - * @arg @ref LL_EXTI_LINE_26 - * @arg @ref LL_EXTI_LINE_27 - * @arg @ref LL_EXTI_LINE_28 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @arg @ref LL_EXTI_LINE_ALL_0_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine) -{ - return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine)); - -} - - -/** - * @} - */ - -/** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management - * @{ - */ - -/** - * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 - * @note The configurable wakeup lines are edge-triggered. No glitch must be - * generated on these lines. If a rising edge on a configurable interrupt - * line occurs during a write operation in the EXTI_RTSR register, the - * pending bit is not set. - * Rising and falling edge triggers can be set for - * the same interrupt line. In this case, both generate a trigger - * condition. - * @rmtoll RTSR RTx LL_EXTI_EnableRisingTrig_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine) -{ - SET_BIT(EXTI->RTSR, ExtiLine); - -} - - -/** - * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 - * @note The configurable wakeup lines are edge-triggered. No glitch must be - * generated on these lines. If a rising edge on a configurable interrupt - * line occurs during a write operation in the EXTI_RTSR register, the - * pending bit is not set. - * Rising and falling edge triggers can be set for - * the same interrupt line. In this case, both generate a trigger - * condition. - * @rmtoll RTSR RTx LL_EXTI_DisableRisingTrig_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine) -{ - CLEAR_BIT(EXTI->RTSR, ExtiLine); - -} - - -/** - * @brief Check if rising edge trigger is enabled for Lines in range 0 to 31 - * @rmtoll RTSR RTx LL_EXTI_IsEnabledRisingTrig_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine) -{ - return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine)); -} - - -/** - * @} - */ - -/** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management - * @{ - */ - -/** - * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 - * @note The configurable wakeup lines are edge-triggered. No glitch must be - * generated on these lines. If a falling edge on a configurable interrupt - * line occurs during a write operation in the EXTI_FTSR register, the - * pending bit is not set. - * Rising and falling edge triggers can be set for - * the same interrupt line. In this case, both generate a trigger - * condition. - * @rmtoll FTSR FTx LL_EXTI_EnableFallingTrig_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine) -{ - SET_BIT(EXTI->FTSR, ExtiLine); -} - - -/** - * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 - * @note The configurable wakeup lines are edge-triggered. No glitch must be - * generated on these lines. If a Falling edge on a configurable interrupt - * line occurs during a write operation in the EXTI_FTSR register, the - * pending bit is not set. - * Rising and falling edge triggers can be set for the same interrupt line. - * In this case, both generate a trigger condition. - * @rmtoll FTSR FTx LL_EXTI_DisableFallingTrig_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine) -{ - CLEAR_BIT(EXTI->FTSR, ExtiLine); -} - - -/** - * @brief Check if falling edge trigger is enabled for Lines in range 0 to 31 - * @rmtoll FTSR FTx LL_EXTI_IsEnabledFallingTrig_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine) -{ - return (READ_BIT(EXTI->FTSR, ExtiLine) == (ExtiLine)); -} - - -/** - * @} - */ - -/** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management - * @{ - */ - -/** - * @brief Generate a software Interrupt Event for Lines in range 0 to 31 - * @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to - * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR - * resulting in an interrupt request generation. - * This bit is cleared by clearing the corresponding bit in the EXTI_PR - * register (by writing a 1 into the bit) - * @rmtoll SWIER SWIx LL_EXTI_GenerateSWI_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine) -{ - SET_BIT(EXTI->SWIER, ExtiLine); -} - - -/** - * @} - */ - -/** @defgroup EXTI_LL_EF_Flag_Management Flag_Management - * @{ - */ - -/** - * @brief Check if the ExtLine Flag is set or not for Lines in range 0 to 31 - * @note This bit is set when the selected edge event arrives on the interrupt - * line. This bit is cleared by writing a 1 to the bit. - * @rmtoll PR PIFx LL_EXTI_IsActiveFlag_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine) -{ - return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine)); -} - - -/** - * @brief Read ExtLine Combination Flag for Lines in range 0 to 31 - * @note This bit is set when the selected edge event arrives on the interrupt - * line. This bit is cleared by writing a 1 to the bit. - * @rmtoll PR PIFx LL_EXTI_ReadFlag_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval @note This bit is set when the selected edge event arrives on the interrupt - */ -__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine) -{ - return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine)); -} - - -/** - * @brief Clear ExtLine Flags for Lines in range 0 to 31 - * @note This bit is set when the selected edge event arrives on the interrupt - * line. This bit is cleared by writing a 1 to the bit. - * @rmtoll PR PIFx LL_EXTI_ClearFlag_0_31 - * @param ExtiLine This parameter can be a combination of the following values: - * @arg @ref LL_EXTI_LINE_0 - * @arg @ref LL_EXTI_LINE_1 - * @arg @ref LL_EXTI_LINE_2 - * @arg @ref LL_EXTI_LINE_3 - * @arg @ref LL_EXTI_LINE_4 - * @arg @ref LL_EXTI_LINE_5 - * @arg @ref LL_EXTI_LINE_6 - * @arg @ref LL_EXTI_LINE_7 - * @arg @ref LL_EXTI_LINE_8 - * @arg @ref LL_EXTI_LINE_9 - * @arg @ref LL_EXTI_LINE_10 - * @arg @ref LL_EXTI_LINE_11 - * @arg @ref LL_EXTI_LINE_12 - * @arg @ref LL_EXTI_LINE_13 - * @arg @ref LL_EXTI_LINE_14 - * @arg @ref LL_EXTI_LINE_15 - * @arg @ref LL_EXTI_LINE_16 - * @arg @ref LL_EXTI_LINE_18 - * @arg @ref LL_EXTI_LINE_19 - * @arg @ref LL_EXTI_LINE_20 - * @arg @ref LL_EXTI_LINE_21 - * @arg @ref LL_EXTI_LINE_22 - * @arg @ref LL_EXTI_LINE_29 - * @arg @ref LL_EXTI_LINE_30 - * @arg @ref LL_EXTI_LINE_31 - * @note Please check each device line mapping for EXTI Line availability - * @retval None - */ -__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine) -{ - WRITE_REG(EXTI->PR, ExtiLine); -} - - -/** - * @} - */ - -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions - * @{ - */ - -uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct); -uint32_t LL_EXTI_DeInit(void); -void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct); - - -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* EXTI */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_EXTI_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h deleted file mode 100644 index 1123dd3..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h +++ /dev/null @@ -1,940 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_gpio.h - * @author MCD Application Team - * @brief Header file of GPIO LL module. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_GPIO_H -#define __STM32F0xx_LL_GPIO_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) - -/** @defgroup GPIO_LL GPIO - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/* Private macros ------------------------------------------------------------*/ -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup GPIO_LL_Private_Macros GPIO Private Macros - * @{ - */ - -/** - * @} - */ -#endif /*USE_FULL_LL_DRIVER*/ - -/* Exported types ------------------------------------------------------------*/ -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures - * @{ - */ - -/** - * @brief LL GPIO Init Structure definition - */ -typedef struct -{ - uint32_t Pin; /*!< Specifies the GPIO pins to be configured. - This parameter can be any value of @ref GPIO_LL_EC_PIN */ - - uint32_t Mode; /*!< Specifies the operating mode for the selected pins. - This parameter can be a value of @ref GPIO_LL_EC_MODE. - - GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinMode().*/ - - uint32_t Speed; /*!< Specifies the speed for the selected pins. - This parameter can be a value of @ref GPIO_LL_EC_SPEED. - - GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinSpeed().*/ - - uint32_t OutputType; /*!< Specifies the operating output type for the selected pins. - This parameter can be a value of @ref GPIO_LL_EC_OUTPUT. - - GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinOutputType().*/ - - uint32_t Pull; /*!< Specifies the operating Pull-up/Pull down for the selected pins. - This parameter can be a value of @ref GPIO_LL_EC_PULL. - - GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinPull().*/ - - uint32_t Alternate; /*!< Specifies the Peripheral to be connected to the selected pins. - This parameter can be a value of @ref GPIO_LL_EC_AF. - - GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetAFPin_0_7() and LL_GPIO_SetAFPin_8_15().*/ -} LL_GPIO_InitTypeDef; - -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/* Exported constants --------------------------------------------------------*/ -/** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants - * @{ - */ - -/** @defgroup GPIO_LL_EC_PIN PIN - * @{ - */ -#define LL_GPIO_PIN_0 GPIO_BSRR_BS_0 /*!< Select pin 0 */ -#define LL_GPIO_PIN_1 GPIO_BSRR_BS_1 /*!< Select pin 1 */ -#define LL_GPIO_PIN_2 GPIO_BSRR_BS_2 /*!< Select pin 2 */ -#define LL_GPIO_PIN_3 GPIO_BSRR_BS_3 /*!< Select pin 3 */ -#define LL_GPIO_PIN_4 GPIO_BSRR_BS_4 /*!< Select pin 4 */ -#define LL_GPIO_PIN_5 GPIO_BSRR_BS_5 /*!< Select pin 5 */ -#define LL_GPIO_PIN_6 GPIO_BSRR_BS_6 /*!< Select pin 6 */ -#define LL_GPIO_PIN_7 GPIO_BSRR_BS_7 /*!< Select pin 7 */ -#define LL_GPIO_PIN_8 GPIO_BSRR_BS_8 /*!< Select pin 8 */ -#define LL_GPIO_PIN_9 GPIO_BSRR_BS_9 /*!< Select pin 9 */ -#define LL_GPIO_PIN_10 GPIO_BSRR_BS_10 /*!< Select pin 10 */ -#define LL_GPIO_PIN_11 GPIO_BSRR_BS_11 /*!< Select pin 11 */ -#define LL_GPIO_PIN_12 GPIO_BSRR_BS_12 /*!< Select pin 12 */ -#define LL_GPIO_PIN_13 GPIO_BSRR_BS_13 /*!< Select pin 13 */ -#define LL_GPIO_PIN_14 GPIO_BSRR_BS_14 /*!< Select pin 14 */ -#define LL_GPIO_PIN_15 GPIO_BSRR_BS_15 /*!< Select pin 15 */ -#define LL_GPIO_PIN_ALL (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1 | GPIO_BSRR_BS_2 | \ - GPIO_BSRR_BS_3 | GPIO_BSRR_BS_4 | GPIO_BSRR_BS_5 | \ - GPIO_BSRR_BS_6 | GPIO_BSRR_BS_7 | GPIO_BSRR_BS_8 | \ - GPIO_BSRR_BS_9 | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \ - GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \ - GPIO_BSRR_BS_15) /*!< Select all pins */ -/** - * @} - */ - -/** @defgroup GPIO_LL_EC_MODE Mode - * @{ - */ -#define LL_GPIO_MODE_INPUT (0x00000000U) /*!< Select input mode */ -#define LL_GPIO_MODE_OUTPUT GPIO_MODER_MODER0_0 /*!< Select output mode */ -#define LL_GPIO_MODE_ALTERNATE GPIO_MODER_MODER0_1 /*!< Select alternate function mode */ -#define LL_GPIO_MODE_ANALOG GPIO_MODER_MODER0 /*!< Select analog mode */ -/** - * @} - */ - -/** @defgroup GPIO_LL_EC_OUTPUT Output Type - * @{ - */ -#define LL_GPIO_OUTPUT_PUSHPULL (0x00000000U) /*!< Select push-pull as output type */ -#define LL_GPIO_OUTPUT_OPENDRAIN GPIO_OTYPER_OT_0 /*!< Select open-drain as output type */ -/** - * @} - */ - -/** @defgroup GPIO_LL_EC_SPEED Output Speed - * @{ - */ -#define LL_GPIO_SPEED_FREQ_LOW (0x00000000U) /*!< Select I/O low output speed */ -#define LL_GPIO_SPEED_FREQ_MEDIUM GPIO_OSPEEDR_OSPEEDR0_0 /*!< Select I/O medium output speed */ -#define LL_GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDR_OSPEEDR0 /*!< Select I/O high output speed */ -/** - * @} - */ -#define LL_GPIO_SPEED_LOW LL_GPIO_SPEED_FREQ_LOW -#define LL_GPIO_SPEED_MEDIUM LL_GPIO_SPEED_FREQ_MEDIUM -#define LL_GPIO_SPEED_HIGH LL_GPIO_SPEED_FREQ_HIGH - -/** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down - * @{ - */ -#define LL_GPIO_PULL_NO (0x00000000U) /*!< Select I/O no pull */ -#define LL_GPIO_PULL_UP GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */ -#define LL_GPIO_PULL_DOWN GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */ -/** - * @} - */ - -/** @defgroup GPIO_LL_EC_AF Alternate Function - * @{ - */ -#define LL_GPIO_AF_0 (0x0000000U) /*!< Select alternate function 0 */ -#define LL_GPIO_AF_1 (0x0000001U) /*!< Select alternate function 1 */ -#define LL_GPIO_AF_2 (0x0000002U) /*!< Select alternate function 2 */ -#define LL_GPIO_AF_3 (0x0000003U) /*!< Select alternate function 3 */ -#define LL_GPIO_AF_4 (0x0000004U) /*!< Select alternate function 4 */ -#define LL_GPIO_AF_5 (0x0000005U) /*!< Select alternate function 5 */ -#define LL_GPIO_AF_6 (0x0000006U) /*!< Select alternate function 6 */ -#define LL_GPIO_AF_7 (0x0000007U) /*!< Select alternate function 7 */ -/** - * @} - */ - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ -/** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros - * @{ - */ - -/** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros - * @{ - */ - -/** - * @brief Write a value in GPIO register - * @param __INSTANCE__ GPIO Instance - * @param __REG__ Register to be written - * @param __VALUE__ Value to be written in the register - * @retval None - */ -#define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) - -/** - * @brief Read a value in GPIO register - * @param __INSTANCE__ GPIO Instance - * @param __REG__ Register to be read - * @retval Register value - */ -#define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) -/** - * @} - */ - -/** - * @} - */ - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions - * @{ - */ - -/** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration - * @{ - */ - -/** - * @brief Configure gpio mode for a dedicated pin on dedicated port. - * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. - * @note Warning: only one pin can be passed as parameter. - * @rmtoll MODER MODEy LL_GPIO_SetPinMode - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @param Mode This parameter can be one of the following values: - * @arg @ref LL_GPIO_MODE_INPUT - * @arg @ref LL_GPIO_MODE_OUTPUT - * @arg @ref LL_GPIO_MODE_ALTERNATE - * @arg @ref LL_GPIO_MODE_ANALOG - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) -{ - MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode)); -} - -/** - * @brief Return gpio mode for a dedicated pin on dedicated port. - * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. - * @note Warning: only one pin can be passed as parameter. - * @rmtoll MODER MODEy LL_GPIO_GetPinMode - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @retval Returned value can be one of the following values: - * @arg @ref LL_GPIO_MODE_INPUT - * @arg @ref LL_GPIO_MODE_OUTPUT - * @arg @ref LL_GPIO_MODE_ALTERNATE - * @arg @ref LL_GPIO_MODE_ANALOG - */ -__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin) -{ - return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0)) / (Pin * Pin)); -} - -/** - * @brief Configure gpio output type for several pins on dedicated port. - * @note Output type as to be set when gpio pin is in output or - * alternate modes. Possible type are Push-pull or Open-drain. - * @rmtoll OTYPER OTy LL_GPIO_SetPinOutputType - * @param GPIOx GPIO Port - * @param PinMask This parameter can be a combination of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @param OutputType This parameter can be one of the following values: - * @arg @ref LL_GPIO_OUTPUT_PUSHPULL - * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType) -{ - MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType)); -} - -/** - * @brief Return gpio output type for several pins on dedicated port. - * @note Output type as to be set when gpio pin is in output or - * alternate modes. Possible type are Push-pull or Open-drain. - * @note Warning: only one pin can be passed as parameter. - * @rmtoll OTYPER OTy LL_GPIO_GetPinOutputType - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval Returned value can be one of the following values: - * @arg @ref LL_GPIO_OUTPUT_PUSHPULL - * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN - */ -__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin) -{ - return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin); -} - -/** - * @brief Configure gpio speed for a dedicated pin on dedicated port. - * @note I/O speed can be Low, Medium, Fast or High speed. - * @note Warning: only one pin can be passed as parameter. - * @note Refer to datasheet for frequency specifications and the power - * supply and load conditions for each speed. - * @rmtoll OSPEEDR OSPEEDy LL_GPIO_SetPinSpeed - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @param Speed This parameter can be one of the following values: - * @arg @ref LL_GPIO_SPEED_FREQ_LOW - * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM - * @arg @ref LL_GPIO_SPEED_FREQ_HIGH - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Speed) -{ - MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed)); -} - -/** - * @brief Return gpio speed for a dedicated pin on dedicated port. - * @note I/O speed can be Low, Medium, Fast or High speed. - * @note Warning: only one pin can be passed as parameter. - * @note Refer to datasheet for frequency specifications and the power - * supply and load conditions for each speed. - * @rmtoll OSPEEDR OSPEEDy LL_GPIO_GetPinSpeed - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @retval Returned value can be one of the following values: - * @arg @ref LL_GPIO_SPEED_FREQ_LOW - * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM - * @arg @ref LL_GPIO_SPEED_FREQ_HIGH - */ -__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin) -{ - return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0)) / (Pin * Pin)); -} - -/** - * @brief Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port. - * @note Warning: only one pin can be passed as parameter. - * @rmtoll PUPDR PUPDy LL_GPIO_SetPinPull - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @param Pull This parameter can be one of the following values: - * @arg @ref LL_GPIO_PULL_NO - * @arg @ref LL_GPIO_PULL_UP - * @arg @ref LL_GPIO_PULL_DOWN - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull) -{ - MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull)); -} - -/** - * @brief Return gpio pull-up or pull-down for a dedicated pin on a dedicated port - * @note Warning: only one pin can be passed as parameter. - * @rmtoll PUPDR PUPDy LL_GPIO_GetPinPull - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @retval Returned value can be one of the following values: - * @arg @ref LL_GPIO_PULL_NO - * @arg @ref LL_GPIO_PULL_UP - * @arg @ref LL_GPIO_PULL_DOWN - */ -__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin) -{ - return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0)) / (Pin * Pin)); -} - -/** - * @brief Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. - * @note Possible values are from AF0 to AF7 depending on target. - * @note Warning: only one pin can be passed as parameter. - * @rmtoll AFRL AFSELy LL_GPIO_SetAFPin_0_7 - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @param Alternate This parameter can be one of the following values: - * @arg @ref LL_GPIO_AF_0 - * @arg @ref LL_GPIO_AF_1 - * @arg @ref LL_GPIO_AF_2 - * @arg @ref LL_GPIO_AF_3 - * @arg @ref LL_GPIO_AF_4 - * @arg @ref LL_GPIO_AF_5 - * @arg @ref LL_GPIO_AF_6 - * @arg @ref LL_GPIO_AF_7 - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) -{ - MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0), - ((((Pin * Pin) * Pin) * Pin) * Alternate)); -} - -/** - * @brief Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. - * @rmtoll AFRL AFSELy LL_GPIO_GetAFPin_0_7 - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @retval Returned value can be one of the following values: - * @arg @ref LL_GPIO_AF_0 - * @arg @ref LL_GPIO_AF_1 - * @arg @ref LL_GPIO_AF_2 - * @arg @ref LL_GPIO_AF_3 - * @arg @ref LL_GPIO_AF_4 - * @arg @ref LL_GPIO_AF_5 - * @arg @ref LL_GPIO_AF_6 - * @arg @ref LL_GPIO_AF_7 - */ -__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin) -{ - return (uint32_t)(READ_BIT(GPIOx->AFR[0], - ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0)) / (((Pin * Pin) * Pin) * Pin)); -} - -/** - * @brief Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. - * @note Possible values are from AF0 to AF7 depending on target. - * @note Warning: only one pin can be passed as parameter. - * @rmtoll AFRH AFSELy LL_GPIO_SetAFPin_8_15 - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @param Alternate This parameter can be one of the following values: - * @arg @ref LL_GPIO_AF_0 - * @arg @ref LL_GPIO_AF_1 - * @arg @ref LL_GPIO_AF_2 - * @arg @ref LL_GPIO_AF_3 - * @arg @ref LL_GPIO_AF_4 - * @arg @ref LL_GPIO_AF_5 - * @arg @ref LL_GPIO_AF_6 - * @arg @ref LL_GPIO_AF_7 - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) -{ - MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8), - (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate)); -} - -/** - * @brief Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. - * @note Possible values are from AF0 to AF7 depending on target. - * @rmtoll AFRH AFSELy LL_GPIO_GetAFPin_8_15 - * @param GPIOx GPIO Port - * @param Pin This parameter can be one of the following values: - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @retval Returned value can be one of the following values: - * @arg @ref LL_GPIO_AF_0 - * @arg @ref LL_GPIO_AF_1 - * @arg @ref LL_GPIO_AF_2 - * @arg @ref LL_GPIO_AF_3 - * @arg @ref LL_GPIO_AF_4 - * @arg @ref LL_GPIO_AF_5 - * @arg @ref LL_GPIO_AF_6 - * @arg @ref LL_GPIO_AF_7 - */ -__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin) -{ - return (uint32_t)(READ_BIT(GPIOx->AFR[1], - (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8)) / ((((Pin >> 8U) * - (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U))); -} - - -/** - * @brief Lock configuration of several pins for a dedicated port. - * @note When the lock sequence has been applied on a port bit, the - * value of this port bit can no longer be modified until the - * next reset. - * @note Each lock bit freezes a specific configuration register - * (control and alternate function registers). - * @rmtoll LCKR LCKK LL_GPIO_LockPin - * @param GPIOx GPIO Port - * @param PinMask This parameter can be a combination of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval None - */ -__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - __IO uint32_t temp; - WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); - WRITE_REG(GPIOx->LCKR, PinMask); - WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); - temp = READ_REG(GPIOx->LCKR); - (void) temp; -} - -/** - * @brief Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 0. - * @rmtoll LCKR LCKy LL_GPIO_IsPinLocked - * @param GPIOx GPIO Port - * @param PinMask This parameter can be a combination of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)); -} - -/** - * @brief Return 1 if one of the pin of a dedicated port is locked. else return 0. - * @rmtoll LCKR LCKK LL_GPIO_IsAnyPinLocked - * @param GPIOx GPIO Port - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx) -{ - return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)); -} - -/** - * @} - */ - -/** @defgroup GPIO_LL_EF_Data_Access Data Access - * @{ - */ - -/** - * @brief Return full input data register value for a dedicated port. - * @rmtoll IDR IDy LL_GPIO_ReadInputPort - * @param GPIOx GPIO Port - * @retval Input data register value of port - */ -__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx) -{ - return (uint32_t)(READ_REG(GPIOx->IDR)); -} - -/** - * @brief Return if input data level for several pins of dedicated port is high or low. - * @rmtoll IDR IDy LL_GPIO_IsInputPinSet - * @param GPIOx GPIO Port - * @param PinMask This parameter can be a combination of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask)); -} - -/** - * @brief Write output data register for the port. - * @rmtoll ODR ODy LL_GPIO_WriteOutputPort - * @param GPIOx GPIO Port - * @param PortValue Level value for each pin of the port - * @retval None - */ -__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue) -{ - WRITE_REG(GPIOx->ODR, PortValue); -} - -/** - * @brief Return full output data register value for a dedicated port. - * @rmtoll ODR ODy LL_GPIO_ReadOutputPort - * @param GPIOx GPIO Port - * @retval Output data register value of port - */ -__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx) -{ - return (uint32_t)(READ_REG(GPIOx->ODR)); -} - -/** - * @brief Return if input data level for several pins of dedicated port is high or low. - * @rmtoll ODR ODy LL_GPIO_IsOutputPinSet - * @param GPIOx GPIO Port - * @param PinMask This parameter can be a combination of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask)); -} - -/** - * @brief Set several pins to high level on dedicated gpio port. - * @rmtoll BSRR BSy LL_GPIO_SetOutputPin - * @param GPIOx GPIO Port - * @param PinMask This parameter can be a combination of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval None - */ -__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - WRITE_REG(GPIOx->BSRR, PinMask); -} - -/** - * @brief Set several pins to low level on dedicated gpio port. - * @rmtoll BRR BRy LL_GPIO_ResetOutputPin - * @param GPIOx GPIO Port - * @param PinMask This parameter can be a combination of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval None - */ -__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - WRITE_REG(GPIOx->BRR, PinMask); -} - -/** - * @brief Toggle data value for several pin of dedicated port. - * @rmtoll ODR ODy LL_GPIO_TogglePin - * @param GPIOx GPIO Port - * @param PinMask This parameter can be a combination of the following values: - * @arg @ref LL_GPIO_PIN_0 - * @arg @ref LL_GPIO_PIN_1 - * @arg @ref LL_GPIO_PIN_2 - * @arg @ref LL_GPIO_PIN_3 - * @arg @ref LL_GPIO_PIN_4 - * @arg @ref LL_GPIO_PIN_5 - * @arg @ref LL_GPIO_PIN_6 - * @arg @ref LL_GPIO_PIN_7 - * @arg @ref LL_GPIO_PIN_8 - * @arg @ref LL_GPIO_PIN_9 - * @arg @ref LL_GPIO_PIN_10 - * @arg @ref LL_GPIO_PIN_11 - * @arg @ref LL_GPIO_PIN_12 - * @arg @ref LL_GPIO_PIN_13 - * @arg @ref LL_GPIO_PIN_14 - * @arg @ref LL_GPIO_PIN_15 - * @arg @ref LL_GPIO_PIN_ALL - * @retval None - */ -__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask) -{ - uint32_t odr = READ_REG(GPIOx->ODR); - WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask)); -} - -/** - * @} - */ - -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup GPIO_LL_EF_Init Initialization and de-initialization functions - * @{ - */ - -ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx); -ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct); -void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct); - -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) */ -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_GPIO_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h deleted file mode 100644 index d50b86a..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h +++ /dev/null @@ -1,552 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_pwr.h - * @author MCD Application Team - * @brief Header file of PWR LL module. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_PWR_H -#define __STM32F0xx_LL_PWR_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined(PWR) - -/** @defgroup PWR_LL PWR - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/* Private macros ------------------------------------------------------------*/ -/* Exported types ------------------------------------------------------------*/ -/* Exported constants --------------------------------------------------------*/ -/** @defgroup PWR_LL_Exported_Constants PWR Exported Constants - * @{ - */ - -/** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines - * @brief Flags defines which can be used with LL_PWR_WriteReg function - * @{ - */ -#define LL_PWR_CR_CSBF PWR_CR_CSBF /*!< Clear standby flag */ -#define LL_PWR_CR_CWUF PWR_CR_CWUF /*!< Clear wakeup flag */ -/** - * @} - */ - -/** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines - * @brief Flags defines which can be used with LL_PWR_ReadReg function - * @{ - */ -#define LL_PWR_CSR_WUF PWR_CSR_WUF /*!< Wakeup flag */ -#define LL_PWR_CSR_SBF PWR_CSR_SBF /*!< Standby flag */ -#if defined(PWR_PVD_SUPPORT) -#define LL_PWR_CSR_PVDO PWR_CSR_PVDO /*!< Power voltage detector output flag */ -#endif /* PWR_PVD_SUPPORT */ -#if defined(PWR_CSR_VREFINTRDYF) -#define LL_PWR_CSR_VREFINTRDYF PWR_CSR_VREFINTRDYF /*!< VREFINT ready flag */ -#endif /* PWR_CSR_VREFINTRDYF */ -#define LL_PWR_CSR_EWUP1 PWR_CSR_EWUP1 /*!< Enable WKUP pin 1 */ -#define LL_PWR_CSR_EWUP2 PWR_CSR_EWUP2 /*!< Enable WKUP pin 2 */ -#if defined(PWR_CSR_EWUP3) -#define LL_PWR_CSR_EWUP3 PWR_CSR_EWUP3 /*!< Enable WKUP pin 3 */ -#endif /* PWR_CSR_EWUP3 */ -#if defined(PWR_CSR_EWUP4) -#define LL_PWR_CSR_EWUP4 PWR_CSR_EWUP4 /*!< Enable WKUP pin 4 */ -#endif /* PWR_CSR_EWUP4 */ -#if defined(PWR_CSR_EWUP5) -#define LL_PWR_CSR_EWUP5 PWR_CSR_EWUP5 /*!< Enable WKUP pin 5 */ -#endif /* PWR_CSR_EWUP5 */ -#if defined(PWR_CSR_EWUP6) -#define LL_PWR_CSR_EWUP6 PWR_CSR_EWUP6 /*!< Enable WKUP pin 6 */ -#endif /* PWR_CSR_EWUP6 */ -#if defined(PWR_CSR_EWUP7) -#define LL_PWR_CSR_EWUP7 PWR_CSR_EWUP7 /*!< Enable WKUP pin 7 */ -#endif /* PWR_CSR_EWUP7 */ -#if defined(PWR_CSR_EWUP8) -#define LL_PWR_CSR_EWUP8 PWR_CSR_EWUP8 /*!< Enable WKUP pin 8 */ -#endif /* PWR_CSR_EWUP8 */ -/** - * @} - */ - - -/** @defgroup PWR_LL_EC_MODE_PWR Mode Power - * @{ - */ -#define LL_PWR_MODE_STOP_MAINREGU 0x00000000U /*!< Enter Stop mode when the CPU enters deepsleep */ -#define LL_PWR_MODE_STOP_LPREGU (PWR_CR_LPDS) /*!< Enter Stop mode (with low power Regulator ON) when the CPU enters deepsleep */ -#define LL_PWR_MODE_STANDBY (PWR_CR_PDDS) /*!< Enter Standby mode when the CPU enters deepsleep */ -/** - * @} - */ - -#if defined(PWR_CR_LPDS) -/** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE Regulator Mode In Deep Sleep Mode - * @{ - */ -#define LL_PWR_REGU_DSMODE_MAIN 0x00000000U /*!< Voltage Regulator in main mode during deepsleep mode */ -#define LL_PWR_REGU_DSMODE_LOW_POWER (PWR_CR_LPDS) /*!< Voltage Regulator in low-power mode during deepsleep mode */ -/** - * @} - */ -#endif /* PWR_CR_LPDS */ - -#if defined(PWR_PVD_SUPPORT) -/** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level - * @{ - */ -#define LL_PWR_PVDLEVEL_0 (PWR_CR_PLS_LEV0) /*!< Voltage threshold 0 */ -#define LL_PWR_PVDLEVEL_1 (PWR_CR_PLS_LEV1) /*!< Voltage threshold 1 */ -#define LL_PWR_PVDLEVEL_2 (PWR_CR_PLS_LEV2) /*!< Voltage threshold 2 */ -#define LL_PWR_PVDLEVEL_3 (PWR_CR_PLS_LEV3) /*!< Voltage threshold 3 */ -#define LL_PWR_PVDLEVEL_4 (PWR_CR_PLS_LEV4) /*!< Voltage threshold 4 */ -#define LL_PWR_PVDLEVEL_5 (PWR_CR_PLS_LEV5) /*!< Voltage threshold 5 */ -#define LL_PWR_PVDLEVEL_6 (PWR_CR_PLS_LEV6) /*!< Voltage threshold 6 */ -#define LL_PWR_PVDLEVEL_7 (PWR_CR_PLS_LEV7) /*!< Voltage threshold 7 */ -/** - * @} - */ -#endif /* PWR_PVD_SUPPORT */ -/** @defgroup PWR_LL_EC_WAKEUP_PIN Wakeup Pins - * @{ - */ -#define LL_PWR_WAKEUP_PIN1 (PWR_CSR_EWUP1) /*!< WKUP pin 1 : PA0 */ -#define LL_PWR_WAKEUP_PIN2 (PWR_CSR_EWUP2) /*!< WKUP pin 2 : PC13 */ -#if defined(PWR_CSR_EWUP3) -#define LL_PWR_WAKEUP_PIN3 (PWR_CSR_EWUP3) /*!< WKUP pin 3 : PE6 or PA2 according to device */ -#endif /* PWR_CSR_EWUP3 */ -#if defined(PWR_CSR_EWUP4) -#define LL_PWR_WAKEUP_PIN4 (PWR_CSR_EWUP4) /*!< WKUP pin 4 : LLG TBD */ -#endif /* PWR_CSR_EWUP4 */ -#if defined(PWR_CSR_EWUP5) -#define LL_PWR_WAKEUP_PIN5 (PWR_CSR_EWUP5) /*!< WKUP pin 5 : LLG TBD */ -#endif /* PWR_CSR_EWUP5 */ -#if defined(PWR_CSR_EWUP6) -#define LL_PWR_WAKEUP_PIN6 (PWR_CSR_EWUP6) /*!< WKUP pin 6 : LLG TBD */ -#endif /* PWR_CSR_EWUP6 */ -#if defined(PWR_CSR_EWUP7) -#define LL_PWR_WAKEUP_PIN7 (PWR_CSR_EWUP7) /*!< WKUP pin 7 : LLG TBD */ -#endif /* PWR_CSR_EWUP7 */ -#if defined(PWR_CSR_EWUP8) -#define LL_PWR_WAKEUP_PIN8 (PWR_CSR_EWUP8) /*!< WKUP pin 8 : LLG TBD */ -#endif /* PWR_CSR_EWUP8 */ -/** - * @} - */ - -/** - * @} - */ - - -/* Exported macro ------------------------------------------------------------*/ -/** @defgroup PWR_LL_Exported_Macros PWR Exported Macros - * @{ - */ - -/** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros - * @{ - */ - -/** - * @brief Write a value in PWR register - * @param __REG__ Register to be written - * @param __VALUE__ Value to be written in the register - * @retval None - */ -#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) - -/** - * @brief Read a value in PWR register - * @param __REG__ Register to be read - * @retval Register value - */ -#define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__) -/** - * @} - */ - -/** - * @} - */ - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup PWR_LL_Exported_Functions PWR Exported Functions - * @{ - */ - -/** @defgroup PWR_LL_EF_Configuration Configuration - * @{ - */ - -/** - * @brief Enable access to the backup domain - * @rmtoll CR DBP LL_PWR_EnableBkUpAccess - * @retval None - */ -__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void) -{ - SET_BIT(PWR->CR, PWR_CR_DBP); -} - -/** - * @brief Disable access to the backup domain - * @rmtoll CR DBP LL_PWR_DisableBkUpAccess - * @retval None - */ -__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void) -{ - CLEAR_BIT(PWR->CR, PWR_CR_DBP); -} - -/** - * @brief Check if the backup domain is enabled - * @rmtoll CR DBP LL_PWR_IsEnabledBkUpAccess - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void) -{ - return (READ_BIT(PWR->CR, PWR_CR_DBP) == (PWR_CR_DBP)); -} - -#if defined(PWR_CR_LPDS) -/** - * @brief Set voltage Regulator mode during deep sleep mode - * @rmtoll CR LPDS LL_PWR_SetRegulModeDS - * @param RegulMode This parameter can be one of the following values: - * @arg @ref LL_PWR_REGU_DSMODE_MAIN - * @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER - * @retval None - */ -__STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode) -{ - MODIFY_REG(PWR->CR, PWR_CR_LPDS, RegulMode); -} - -/** - * @brief Get voltage Regulator mode during deep sleep mode - * @rmtoll CR LPDS LL_PWR_GetRegulModeDS - * @retval Returned value can be one of the following values: - * @arg @ref LL_PWR_REGU_DSMODE_MAIN - * @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER - */ -__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void) -{ - return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_LPDS)); -} -#endif /* PWR_CR_LPDS */ - -/** - * @brief Set Power Down mode when CPU enters deepsleep - * @rmtoll CR PDDS LL_PWR_SetPowerMode\n - * @rmtoll CR LPDS LL_PWR_SetPowerMode - * @param PDMode This parameter can be one of the following values: - * @arg @ref LL_PWR_MODE_STOP_MAINREGU - * @arg @ref LL_PWR_MODE_STOP_LPREGU - * @arg @ref LL_PWR_MODE_STANDBY - * @retval None - */ -__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t PDMode) -{ - MODIFY_REG(PWR->CR, (PWR_CR_PDDS| PWR_CR_LPDS), PDMode); -} - -/** - * @brief Get Power Down mode when CPU enters deepsleep - * @rmtoll CR PDDS LL_PWR_GetPowerMode\n - * @rmtoll CR LPDS LL_PWR_GetPowerMode - * @retval Returned value can be one of the following values: - * @arg @ref LL_PWR_MODE_STOP_MAINREGU - * @arg @ref LL_PWR_MODE_STOP_LPREGU - * @arg @ref LL_PWR_MODE_STANDBY - */ -__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void) -{ - return (uint32_t)(READ_BIT(PWR->CR, (PWR_CR_PDDS| PWR_CR_LPDS))); -} - -#if defined(PWR_PVD_SUPPORT) -/** - * @brief Configure the voltage threshold detected by the Power Voltage Detector - * @rmtoll CR PLS LL_PWR_SetPVDLevel - * @param PVDLevel This parameter can be one of the following values: - * @arg @ref LL_PWR_PVDLEVEL_0 - * @arg @ref LL_PWR_PVDLEVEL_1 - * @arg @ref LL_PWR_PVDLEVEL_2 - * @arg @ref LL_PWR_PVDLEVEL_3 - * @arg @ref LL_PWR_PVDLEVEL_4 - * @arg @ref LL_PWR_PVDLEVEL_5 - * @arg @ref LL_PWR_PVDLEVEL_6 - * @arg @ref LL_PWR_PVDLEVEL_7 - * @retval None - */ -__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel) -{ - MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel); -} - -/** - * @brief Get the voltage threshold detection - * @rmtoll CR PLS LL_PWR_GetPVDLevel - * @retval Returned value can be one of the following values: - * @arg @ref LL_PWR_PVDLEVEL_0 - * @arg @ref LL_PWR_PVDLEVEL_1 - * @arg @ref LL_PWR_PVDLEVEL_2 - * @arg @ref LL_PWR_PVDLEVEL_3 - * @arg @ref LL_PWR_PVDLEVEL_4 - * @arg @ref LL_PWR_PVDLEVEL_5 - * @arg @ref LL_PWR_PVDLEVEL_6 - * @arg @ref LL_PWR_PVDLEVEL_7 - */ -__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void) -{ - return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS)); -} - -/** - * @brief Enable Power Voltage Detector - * @rmtoll CR PVDE LL_PWR_EnablePVD - * @retval None - */ -__STATIC_INLINE void LL_PWR_EnablePVD(void) -{ - SET_BIT(PWR->CR, PWR_CR_PVDE); -} - -/** - * @brief Disable Power Voltage Detector - * @rmtoll CR PVDE LL_PWR_DisablePVD - * @retval None - */ -__STATIC_INLINE void LL_PWR_DisablePVD(void) -{ - CLEAR_BIT(PWR->CR, PWR_CR_PVDE); -} - -/** - * @brief Check if Power Voltage Detector is enabled - * @rmtoll CR PVDE LL_PWR_IsEnabledPVD - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void) -{ - return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE)); -} -#endif /* PWR_PVD_SUPPORT */ - -/** - * @brief Enable the WakeUp PINx functionality - * @rmtoll CSR EWUP1 LL_PWR_EnableWakeUpPin\n - * @rmtoll CSR EWUP2 LL_PWR_EnableWakeUpPin\n - * @rmtoll CSR EWUP3 LL_PWR_EnableWakeUpPin\n - * @rmtoll CSR EWUP4 LL_PWR_EnableWakeUpPin\n - * @rmtoll CSR EWUP5 LL_PWR_EnableWakeUpPin\n - * @rmtoll CSR EWUP6 LL_PWR_EnableWakeUpPin\n - * @rmtoll CSR EWUP7 LL_PWR_EnableWakeUpPin\n - * @rmtoll CSR EWUP8 LL_PWR_EnableWakeUpPin - * @param WakeUpPin This parameter can be one of the following values: - * @arg @ref LL_PWR_WAKEUP_PIN1 - * @arg @ref LL_PWR_WAKEUP_PIN2 - * @arg @ref LL_PWR_WAKEUP_PIN3 (*) - * @arg @ref LL_PWR_WAKEUP_PIN4 (*) - * @arg @ref LL_PWR_WAKEUP_PIN5 (*) - * @arg @ref LL_PWR_WAKEUP_PIN6 (*) - * @arg @ref LL_PWR_WAKEUP_PIN7 (*) - * @arg @ref LL_PWR_WAKEUP_PIN8 (*) - * - * (*) not available on all devices - * @retval None - */ -__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin) -{ - SET_BIT(PWR->CSR, WakeUpPin); -} - -/** - * @brief Disable the WakeUp PINx functionality - * @rmtoll CSR EWUP1 LL_PWR_DisableWakeUpPin\n - * @rmtoll CSR EWUP2 LL_PWR_DisableWakeUpPin\n - * @rmtoll CSR EWUP3 LL_PWR_DisableWakeUpPin\n - * @rmtoll CSR EWUP4 LL_PWR_DisableWakeUpPin\n - * @rmtoll CSR EWUP5 LL_PWR_DisableWakeUpPin\n - * @rmtoll CSR EWUP6 LL_PWR_DisableWakeUpPin\n - * @rmtoll CSR EWUP7 LL_PWR_DisableWakeUpPin\n - * @rmtoll CSR EWUP8 LL_PWR_DisableWakeUpPin - * @param WakeUpPin This parameter can be one of the following values: - * @arg @ref LL_PWR_WAKEUP_PIN1 - * @arg @ref LL_PWR_WAKEUP_PIN2 - * @arg @ref LL_PWR_WAKEUP_PIN3 (*) - * @arg @ref LL_PWR_WAKEUP_PIN4 (*) - * @arg @ref LL_PWR_WAKEUP_PIN5 (*) - * @arg @ref LL_PWR_WAKEUP_PIN6 (*) - * @arg @ref LL_PWR_WAKEUP_PIN7 (*) - * @arg @ref LL_PWR_WAKEUP_PIN8 (*) - * - * (*) not available on all devices - * @retval None - */ -__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin) -{ - CLEAR_BIT(PWR->CSR, WakeUpPin); -} - -/** - * @brief Check if the WakeUp PINx functionality is enabled - * @rmtoll CSR EWUP1 LL_PWR_IsEnabledWakeUpPin\n - * @rmtoll CSR EWUP2 LL_PWR_IsEnabledWakeUpPin\n - * @rmtoll CSR EWUP3 LL_PWR_IsEnabledWakeUpPin\n - * @rmtoll CSR EWUP4 LL_PWR_IsEnabledWakeUpPin\n - * @rmtoll CSR EWUP5 LL_PWR_IsEnabledWakeUpPin\n - * @rmtoll CSR EWUP6 LL_PWR_IsEnabledWakeUpPin\n - * @rmtoll CSR EWUP7 LL_PWR_IsEnabledWakeUpPin\n - * @rmtoll CSR EWUP8 LL_PWR_IsEnabledWakeUpPin - * @param WakeUpPin This parameter can be one of the following values: - * @arg @ref LL_PWR_WAKEUP_PIN1 - * @arg @ref LL_PWR_WAKEUP_PIN2 - * @arg @ref LL_PWR_WAKEUP_PIN3 (*) - * @arg @ref LL_PWR_WAKEUP_PIN4 (*) - * @arg @ref LL_PWR_WAKEUP_PIN5 (*) - * @arg @ref LL_PWR_WAKEUP_PIN6 (*) - * @arg @ref LL_PWR_WAKEUP_PIN7 (*) - * @arg @ref LL_PWR_WAKEUP_PIN8 (*) - * - * (*) not available on all devices - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin) -{ - return (READ_BIT(PWR->CSR, WakeUpPin) == (WakeUpPin)); -} - - -/** - * @} - */ - -/** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management - * @{ - */ - -/** - * @brief Get Wake-up Flag - * @rmtoll CSR WUF LL_PWR_IsActiveFlag_WU - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU(void) -{ - return (READ_BIT(PWR->CSR, PWR_CSR_WUF) == (PWR_CSR_WUF)); -} - -/** - * @brief Get Standby Flag - * @rmtoll CSR SBF LL_PWR_IsActiveFlag_SB - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void) -{ - return (READ_BIT(PWR->CSR, PWR_CSR_SBF) == (PWR_CSR_SBF)); -} - -#if defined(PWR_PVD_SUPPORT) -/** - * @brief Indicate whether VDD voltage is below the selected PVD threshold - * @rmtoll CSR PVDO LL_PWR_IsActiveFlag_PVDO - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void) -{ - return (READ_BIT(PWR->CSR, PWR_CSR_PVDO) == (PWR_CSR_PVDO)); -} -#endif /* PWR_PVD_SUPPORT */ - -#if defined(PWR_CSR_VREFINTRDYF) -/** - * @brief Get Internal Reference VrefInt Flag - * @rmtoll CSR VREFINTRDYF LL_PWR_IsActiveFlag_VREFINTRDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VREFINTRDY(void) -{ - return (READ_BIT(PWR->CSR, PWR_CSR_VREFINTRDYF) == (PWR_CSR_VREFINTRDYF)); -} -#endif /* PWR_CSR_VREFINTRDYF */ -/** - * @brief Clear Standby Flag - * @rmtoll CR CSBF LL_PWR_ClearFlag_SB - * @retval None - */ -__STATIC_INLINE void LL_PWR_ClearFlag_SB(void) -{ - SET_BIT(PWR->CR, PWR_CR_CSBF); -} - -/** - * @brief Clear Wake-up Flags - * @rmtoll CR CWUF LL_PWR_ClearFlag_WU - * @retval None - */ -__STATIC_INLINE void LL_PWR_ClearFlag_WU(void) -{ - SET_BIT(PWR->CR, PWR_CR_CWUF); -} - -/** - * @} - */ - -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup PWR_LL_EF_Init De-initialization function - * @{ - */ -ErrorStatus LL_PWR_DeInit(void); -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* defined(PWR) */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_PWR_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h deleted file mode 100644 index 0206b9d..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h +++ /dev/null @@ -1,2261 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_rcc.h - * @author MCD Application Team - * @brief Header file of RCC LL module. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_RCC_H -#define __STM32F0xx_LL_RCC_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined(RCC) - -/** @defgroup RCC_LL RCC - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/** @defgroup RCC_LL_Private_Constants RCC Private Constants - * @{ - */ -/* Defines used for the bit position in the register and perform offsets*/ -#define RCC_POSITION_HPRE (uint32_t)4U /*!< field position in register RCC_CFGR */ -#define RCC_POSITION_PPRE1 (uint32_t)8U /*!< field position in register RCC_CFGR */ -#define RCC_POSITION_PLLMUL (uint32_t)18U /*!< field position in register RCC_CFGR */ -#define RCC_POSITION_HSICAL (uint32_t)8U /*!< field position in register RCC_CR */ -#define RCC_POSITION_HSITRIM (uint32_t)3U /*!< field position in register RCC_CR */ -#define RCC_POSITION_HSI14TRIM (uint32_t)3U /*!< field position in register RCC_CR2 */ -#define RCC_POSITION_HSI14CAL (uint32_t)8U /*!< field position in register RCC_CR2 */ -#if defined(RCC_HSI48_SUPPORT) -#define RCC_POSITION_HSI48CAL (uint32_t)24U /*!< field position in register RCC_CR2 */ -#endif /* RCC_HSI48_SUPPORT */ -#define RCC_POSITION_USART1SW (uint32_t)0U /*!< field position in register RCC_CFGR3 */ -#define RCC_POSITION_USART2SW (uint32_t)16U /*!< field position in register RCC_CFGR3 */ -#define RCC_POSITION_USART3SW (uint32_t)18U /*!< field position in register RCC_CFGR3 */ - -/** - * @} - */ - -/* Private macros ------------------------------------------------------------*/ -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup RCC_LL_Private_Macros RCC Private Macros - * @{ - */ -/** - * @} - */ -#endif /*USE_FULL_LL_DRIVER*/ -/* Exported types ------------------------------------------------------------*/ -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup RCC_LL_Exported_Types RCC Exported Types - * @{ - */ - -/** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure - * @{ - */ - -/** - * @brief RCC Clocks Frequency Structure - */ -typedef struct -{ - uint32_t SYSCLK_Frequency; /*!< SYSCLK clock frequency */ - uint32_t HCLK_Frequency; /*!< HCLK clock frequency */ - uint32_t PCLK1_Frequency; /*!< PCLK1 clock frequency */ -} LL_RCC_ClocksTypeDef; - -/** - * @} - */ - -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/* Exported constants --------------------------------------------------------*/ -/** @defgroup RCC_LL_Exported_Constants RCC Exported Constants - * @{ - */ - -/** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation - * @brief Defines used to adapt values of different oscillators - * @note These values could be modified in the user environment according to - * HW set-up. - * @{ - */ -#if !defined (HSE_VALUE) -#define HSE_VALUE 8000000U /*!< Value of the HSE oscillator in Hz */ -#endif /* HSE_VALUE */ - -#if !defined (HSI_VALUE) -#define HSI_VALUE 8000000U /*!< Value of the HSI oscillator in Hz */ -#endif /* HSI_VALUE */ - -#if !defined (LSE_VALUE) -#define LSE_VALUE 32768U /*!< Value of the LSE oscillator in Hz */ -#endif /* LSE_VALUE */ - -#if !defined (LSI_VALUE) -#define LSI_VALUE 32000U /*!< Value of the LSI oscillator in Hz */ -#endif /* LSI_VALUE */ -#if defined(RCC_HSI48_SUPPORT) - -#if !defined (HSI48_VALUE) -#define HSI48_VALUE 48000000U /*!< Value of the HSI48 oscillator in Hz */ -#endif /* HSI48_VALUE */ -#endif /* RCC_HSI48_SUPPORT */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines - * @brief Flags defines which can be used with LL_RCC_WriteReg function - * @{ - */ -#define LL_RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC /*!< LSI Ready Interrupt Clear */ -#define LL_RCC_CIR_LSERDYC RCC_CIR_LSERDYC /*!< LSE Ready Interrupt Clear */ -#define LL_RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC /*!< HSI Ready Interrupt Clear */ -#define LL_RCC_CIR_HSERDYC RCC_CIR_HSERDYC /*!< HSE Ready Interrupt Clear */ -#define LL_RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC /*!< PLL Ready Interrupt Clear */ -#define LL_RCC_CIR_HSI14RDYC RCC_CIR_HSI14RDYC /*!< HSI14 Ready Interrupt Clear */ -#if defined(RCC_HSI48_SUPPORT) -#define LL_RCC_CIR_HSI48RDYC RCC_CIR_HSI48RDYC /*!< HSI48 Ready Interrupt Clear */ -#endif /* RCC_HSI48_SUPPORT */ -#define LL_RCC_CIR_CSSC RCC_CIR_CSSC /*!< Clock Security System Interrupt Clear */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines - * @brief Flags defines which can be used with LL_RCC_ReadReg function - * @{ - */ -#define LL_RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF /*!< LSI Ready Interrupt flag */ -#define LL_RCC_CIR_LSERDYF RCC_CIR_LSERDYF /*!< LSE Ready Interrupt flag */ -#define LL_RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF /*!< HSI Ready Interrupt flag */ -#define LL_RCC_CIR_HSERDYF RCC_CIR_HSERDYF /*!< HSE Ready Interrupt flag */ -#define LL_RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF /*!< PLL Ready Interrupt flag */ -#define LL_RCC_CIR_HSI14RDYF RCC_CIR_HSI14RDYF /*!< HSI14 Ready Interrupt flag */ -#if defined(RCC_HSI48_SUPPORT) -#define LL_RCC_CIR_HSI48RDYF RCC_CIR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ -#endif /* RCC_HSI48_SUPPORT */ -#define LL_RCC_CIR_CSSF RCC_CIR_CSSF /*!< Clock Security System Interrupt flag */ -#define LL_RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF /*!< OBL reset flag */ -#define LL_RCC_CSR_PINRSTF RCC_CSR_PINRSTF /*!< PIN reset flag */ -#define LL_RCC_CSR_PORRSTF RCC_CSR_PORRSTF /*!< POR/PDR reset flag */ -#define LL_RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF /*!< Software Reset flag */ -#define LL_RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF /*!< Independent Watchdog reset flag */ -#define LL_RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF /*!< Window watchdog reset flag */ -#define LL_RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF /*!< Low-Power reset flag */ -#if defined(RCC_CSR_V18PWRRSTF) -#define LL_RCC_CSR_V18PWRRSTF RCC_CSR_V18PWRRSTF /*!< Reset flag of the 1.8 V domain. */ -#endif /* RCC_CSR_V18PWRRSTF */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_IT IT Defines - * @brief IT defines which can be used with LL_RCC_ReadReg and LL_RCC_WriteReg functions - * @{ - */ -#define LL_RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE /*!< LSI Ready Interrupt Enable */ -#define LL_RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE /*!< LSE Ready Interrupt Enable */ -#define LL_RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE /*!< HSI Ready Interrupt Enable */ -#define LL_RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE /*!< HSE Ready Interrupt Enable */ -#define LL_RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE /*!< PLL Ready Interrupt Enable */ -#define LL_RCC_CIR_HSI14RDYIE RCC_CIR_HSI14RDYIE /*!< HSI14 Ready Interrupt Enable */ -#if defined(RCC_HSI48_SUPPORT) -#define LL_RCC_CIR_HSI48RDYIE RCC_CIR_HSI48RDYIE /*!< HSI48 Ready Interrupt Enable */ -#endif /* RCC_HSI48_SUPPORT */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_LSEDRIVE LSE oscillator drive capability - * @{ - */ -#define LL_RCC_LSEDRIVE_LOW ((uint32_t)0x00000000U) /*!< Xtal mode lower driving capability */ -#define LL_RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium low driving capability */ -#define LL_RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium high driving capability */ -#define LL_RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< Xtal mode higher driving capability */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_SYS_CLKSOURCE System clock switch - * @{ - */ -#define LL_RCC_SYS_CLKSOURCE_HSI RCC_CFGR_SW_HSI /*!< HSI selection as system clock */ -#define LL_RCC_SYS_CLKSOURCE_HSE RCC_CFGR_SW_HSE /*!< HSE selection as system clock */ -#define LL_RCC_SYS_CLKSOURCE_PLL RCC_CFGR_SW_PLL /*!< PLL selection as system clock */ -#if defined(RCC_CFGR_SW_HSI48) -#define LL_RCC_SYS_CLKSOURCE_HSI48 RCC_CFGR_SW_HSI48 /*!< HSI48 selection as system clock */ -#endif /* RCC_CFGR_SW_HSI48 */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS System clock switch status - * @{ - */ -#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI /*!< HSI used as system clock */ -#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE /*!< HSE used as system clock */ -#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL RCC_CFGR_SWS_PLL /*!< PLL used as system clock */ -#if defined(RCC_CFGR_SWS_HSI48) -#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 RCC_CFGR_SWS_HSI48 /*!< HSI48 used as system clock */ -#endif /* RCC_CFGR_SWS_HSI48 */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_SYSCLK_DIV AHB prescaler - * @{ - */ -#define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ -#define LL_RCC_SYSCLK_DIV_2 RCC_CFGR_HPRE_DIV2 /*!< SYSCLK divided by 2 */ -#define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */ -#define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */ -#define LL_RCC_SYSCLK_DIV_16 RCC_CFGR_HPRE_DIV16 /*!< SYSCLK divided by 16 */ -#define LL_RCC_SYSCLK_DIV_64 RCC_CFGR_HPRE_DIV64 /*!< SYSCLK divided by 64 */ -#define LL_RCC_SYSCLK_DIV_128 RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */ -#define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */ -#define LL_RCC_SYSCLK_DIV_512 RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_APB1_DIV APB low-speed prescaler (APB1) - * @{ - */ -#define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE_DIV1 /*!< HCLK not divided */ -#define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE_DIV2 /*!< HCLK divided by 2 */ -#define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE_DIV4 /*!< HCLK divided by 4 */ -#define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE_DIV8 /*!< HCLK divided by 8 */ -#define LL_RCC_APB1_DIV_16 RCC_CFGR_PPRE_DIV16 /*!< HCLK divided by 16 */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_MCO1SOURCE MCO1 SOURCE selection - * @{ - */ -#define LL_RCC_MCO1SOURCE_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK /*!< MCO output disabled, no clock on MCO */ -#define LL_RCC_MCO1SOURCE_HSI14 RCC_CFGR_MCOSEL_HSI14 /*!< HSI14 oscillator clock selected */ -#define LL_RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_SYSCLK /*!< SYSCLK selection as MCO source */ -#define LL_RCC_MCO1SOURCE_HSI RCC_CFGR_MCOSEL_HSI /*!< HSI selection as MCO source */ -#define LL_RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_HSE /*!< HSE selection as MCO source */ -#define LL_RCC_MCO1SOURCE_LSI RCC_CFGR_MCOSEL_LSI /*!< LSI selection as MCO source */ -#define LL_RCC_MCO1SOURCE_LSE RCC_CFGR_MCOSEL_LSE /*!< LSE selection as MCO source */ -#if defined(RCC_CFGR_MCOSEL_HSI48) -#define LL_RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCOSEL_HSI48 /*!< HSI48 selection as MCO source */ -#endif /* RCC_CFGR_MCOSEL_HSI48 */ -#define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2 RCC_CFGR_MCOSEL_PLL_DIV2 /*!< PLL clock divided by 2*/ -#if defined(RCC_CFGR_PLLNODIV) -#define LL_RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) /*!< PLL clock selected*/ -#endif /* RCC_CFGR_PLLNODIV */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_MCO1_DIV MCO1 prescaler - * @{ - */ -#define LL_RCC_MCO1_DIV_1 ((uint32_t)0x00000000U)/*!< MCO Clock divided by 1 */ -#if defined(RCC_CFGR_MCOPRE) -#define LL_RCC_MCO1_DIV_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO Clock divided by 2 */ -#define LL_RCC_MCO1_DIV_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO Clock divided by 4 */ -#define LL_RCC_MCO1_DIV_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO Clock divided by 8 */ -#define LL_RCC_MCO1_DIV_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */ -#define LL_RCC_MCO1_DIV_32 RCC_CFGR_MCOPRE_DIV32 /*!< MCO Clock divided by 32 */ -#define LL_RCC_MCO1_DIV_64 RCC_CFGR_MCOPRE_DIV64 /*!< MCO Clock divided by 64 */ -#define LL_RCC_MCO1_DIV_128 RCC_CFGR_MCOPRE_DIV128 /*!< MCO Clock divided by 128 */ -#endif /* RCC_CFGR_MCOPRE */ -/** - * @} - */ - -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency - * @{ - */ -#define LL_RCC_PERIPH_FREQUENCY_NO 0x00000000U /*!< No clock enabled for the peripheral */ -#define LL_RCC_PERIPH_FREQUENCY_NA 0xFFFFFFFFU /*!< Frequency cannot be provided as external clock */ -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection - * @{ - */ -#define LL_RCC_USART1_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USART1SW_PCLK) /*!< PCLK1 clock used as USART1 clock source */ -#define LL_RCC_USART1_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USART1SW_SYSCLK) /*!< System clock selected as USART1 clock source */ -#define LL_RCC_USART1_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USART1SW_LSE) /*!< LSE oscillator clock used as USART1 clock source */ -#define LL_RCC_USART1_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART1SW << 24) | RCC_CFGR3_USART1SW_HSI) /*!< HSI oscillator clock used as USART1 clock source */ -#if defined(RCC_CFGR3_USART2SW) -#define LL_RCC_USART2_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USART2SW_PCLK) /*!< PCLK1 clock used as USART2 clock source */ -#define LL_RCC_USART2_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USART2SW_SYSCLK) /*!< System clock selected as USART2 clock source */ -#define LL_RCC_USART2_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USART2SW_LSE) /*!< LSE oscillator clock used as USART2 clock source */ -#define LL_RCC_USART2_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART2SW << 24) | RCC_CFGR3_USART2SW_HSI) /*!< HSI oscillator clock used as USART2 clock source */ -#endif /* RCC_CFGR3_USART2SW */ -#if defined(RCC_CFGR3_USART3SW) -#define LL_RCC_USART3_CLKSOURCE_PCLK1 (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USART3SW_PCLK) /*!< PCLK1 clock used as USART3 clock source */ -#define LL_RCC_USART3_CLKSOURCE_SYSCLK (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USART3SW_SYSCLK) /*!< System clock selected as USART3 clock source */ -#define LL_RCC_USART3_CLKSOURCE_LSE (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USART3SW_LSE) /*!< LSE oscillator clock used as USART3 clock source */ -#define LL_RCC_USART3_CLKSOURCE_HSI (uint32_t)((RCC_POSITION_USART3SW << 24) | RCC_CFGR3_USART3SW_HSI) /*!< HSI oscillator clock used as USART3 clock source */ -#endif /* RCC_CFGR3_USART3SW */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection - * @{ - */ -#define LL_RCC_I2C1_CLKSOURCE_HSI RCC_CFGR3_I2C1SW_HSI /*!< HSI oscillator clock used as I2C1 clock source */ -#define LL_RCC_I2C1_CLKSOURCE_SYSCLK RCC_CFGR3_I2C1SW_SYSCLK /*!< System clock selected as I2C1 clock source */ -/** - * @} - */ - -#if defined(CEC) -/** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection - * @{ - */ -#define LL_RCC_CEC_CLKSOURCE_HSI_DIV244 RCC_CFGR3_CECSW_HSI_DIV244 /*!< HSI clock divided by 244 selected as HDMI CEC entry clock source */ -#define LL_RCC_CEC_CLKSOURCE_LSE RCC_CFGR3_CECSW_LSE /*!< LSE clock selected as HDMI CEC entry clock source */ -/** - * @} - */ - -#endif /* CEC */ - -#if defined(USB) -/** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection - * @{ - */ -#if defined(RCC_CFGR3_USBSW_HSI48) -#define LL_RCC_USB_CLKSOURCE_HSI48 RCC_CFGR3_USBSW_HSI48 /*!< HSI48 oscillator clock used as USB clock source */ -#else -#define LL_RCC_USB_CLKSOURCE_NONE ((uint32_t)0x00000000) /*!< USB Clock disabled */ -#endif /*RCC_CFGR3_USBSW_HSI48*/ -#define LL_RCC_USB_CLKSOURCE_PLL RCC_CFGR3_USBSW_PLLCLK /*!< PLL selected as USB clock source */ -/** - * @} - */ - -#endif /* USB */ - -/** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source - * @{ - */ -#define LL_RCC_USART1_CLKSOURCE RCC_POSITION_USART1SW /*!< USART1 Clock source selection */ -#if defined(RCC_CFGR3_USART2SW) -#define LL_RCC_USART2_CLKSOURCE RCC_POSITION_USART2SW /*!< USART2 Clock source selection */ -#endif /* RCC_CFGR3_USART2SW */ -#if defined(RCC_CFGR3_USART3SW) -#define LL_RCC_USART3_CLKSOURCE RCC_POSITION_USART3SW /*!< USART3 Clock source selection */ -#endif /* RCC_CFGR3_USART3SW */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source - * @{ - */ -#define LL_RCC_I2C1_CLKSOURCE RCC_CFGR3_I2C1SW /*!< I2C1 Clock source selection */ -/** - * @} - */ - -#if defined(CEC) -/** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source - * @{ - */ -#define LL_RCC_CEC_CLKSOURCE RCC_CFGR3_CECSW /*!< CEC Clock source selection */ -/** - * @} - */ -#endif /* CEC */ - -#if defined(USB) -/** @defgroup RCC_LL_EC_USB Peripheral USB get clock source - * @{ - */ -#define LL_RCC_USB_CLKSOURCE RCC_CFGR3_USBSW /*!< USB Clock source selection */ -/** - * @} - */ -#endif /* USB */ - -/** @defgroup RCC_LL_EC_RTC_CLKSOURCE RTC clock source selection - * @{ - */ -#define LL_RCC_RTC_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RTC clock */ -#define LL_RCC_RTC_CLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used as RTC clock */ -#define LL_RCC_RTC_CLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used as RTC clock */ -#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divided by 32 used as RTC clock */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor - * @{ - */ -#define LL_RCC_PLL_MUL_2 RCC_CFGR_PLLMUL2 /*!< PLL input clock*2 */ -#define LL_RCC_PLL_MUL_3 RCC_CFGR_PLLMUL3 /*!< PLL input clock*3 */ -#define LL_RCC_PLL_MUL_4 RCC_CFGR_PLLMUL4 /*!< PLL input clock*4 */ -#define LL_RCC_PLL_MUL_5 RCC_CFGR_PLLMUL5 /*!< PLL input clock*5 */ -#define LL_RCC_PLL_MUL_6 RCC_CFGR_PLLMUL6 /*!< PLL input clock*6 */ -#define LL_RCC_PLL_MUL_7 RCC_CFGR_PLLMUL7 /*!< PLL input clock*7 */ -#define LL_RCC_PLL_MUL_8 RCC_CFGR_PLLMUL8 /*!< PLL input clock*8 */ -#define LL_RCC_PLL_MUL_9 RCC_CFGR_PLLMUL9 /*!< PLL input clock*9 */ -#define LL_RCC_PLL_MUL_10 RCC_CFGR_PLLMUL10 /*!< PLL input clock*10 */ -#define LL_RCC_PLL_MUL_11 RCC_CFGR_PLLMUL11 /*!< PLL input clock*11 */ -#define LL_RCC_PLL_MUL_12 RCC_CFGR_PLLMUL12 /*!< PLL input clock*12 */ -#define LL_RCC_PLL_MUL_13 RCC_CFGR_PLLMUL13 /*!< PLL input clock*13 */ -#define LL_RCC_PLL_MUL_14 RCC_CFGR_PLLMUL14 /*!< PLL input clock*14 */ -#define LL_RCC_PLL_MUL_15 RCC_CFGR_PLLMUL15 /*!< PLL input clock*15 */ -#define LL_RCC_PLL_MUL_16 RCC_CFGR_PLLMUL16 /*!< PLL input clock*16 */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE - * @{ - */ -#define LL_RCC_PLLSOURCE_NONE 0x00000000U /*!< No clock selected as main PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE RCC_CFGR_PLLSRC_HSE_PREDIV /*!< HSE/PREDIV clock selected as PLL entry clock source */ -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) -#define LL_RCC_PLLSOURCE_HSI RCC_CFGR_PLLSRC_HSI_PREDIV /*!< HSI/PREDIV clock selected as PLL entry clock source */ -#if defined(RCC_CFGR_SW_HSI48) -#define LL_RCC_PLLSOURCE_HSI48 RCC_CFGR_PLLSRC_HSI48_PREDIV /*!< HSI48/PREDIV clock selected as PLL entry clock source */ -#endif /* RCC_CFGR_SW_HSI48 */ -#else -#define LL_RCC_PLLSOURCE_HSI_DIV_2 RCC_CFGR_PLLSRC_HSI_DIV2 /*!< HSI clock divided by 2 selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_1 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1) /*!< HSE clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_2 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2) /*!< HSE/2 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_3 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3) /*!< HSE/3 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_4 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4) /*!< HSE/4 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_5 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5) /*!< HSE/5 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_6 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6) /*!< HSE/6 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_7 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7) /*!< HSE/7 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_8 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8) /*!< HSE/8 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_9 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9) /*!< HSE/9 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_10 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10) /*!< HSE/10 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_11 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11) /*!< HSE/11 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_12 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12) /*!< HSE/12 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_13 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13) /*!< HSE/13 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_14 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14) /*!< HSE/14 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_15 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15) /*!< HSE/15 clock selected as PLL entry clock source */ -#define LL_RCC_PLLSOURCE_HSE_DIV_16 (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16) /*!< HSE/16 clock selected as PLL entry clock source */ -#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ -/** - * @} - */ - -/** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor - * @{ - */ -#define LL_RCC_PREDIV_DIV_1 RCC_CFGR2_PREDIV_DIV1 /*!< PREDIV input clock not divided */ -#define LL_RCC_PREDIV_DIV_2 RCC_CFGR2_PREDIV_DIV2 /*!< PREDIV input clock divided by 2 */ -#define LL_RCC_PREDIV_DIV_3 RCC_CFGR2_PREDIV_DIV3 /*!< PREDIV input clock divided by 3 */ -#define LL_RCC_PREDIV_DIV_4 RCC_CFGR2_PREDIV_DIV4 /*!< PREDIV input clock divided by 4 */ -#define LL_RCC_PREDIV_DIV_5 RCC_CFGR2_PREDIV_DIV5 /*!< PREDIV input clock divided by 5 */ -#define LL_RCC_PREDIV_DIV_6 RCC_CFGR2_PREDIV_DIV6 /*!< PREDIV input clock divided by 6 */ -#define LL_RCC_PREDIV_DIV_7 RCC_CFGR2_PREDIV_DIV7 /*!< PREDIV input clock divided by 7 */ -#define LL_RCC_PREDIV_DIV_8 RCC_CFGR2_PREDIV_DIV8 /*!< PREDIV input clock divided by 8 */ -#define LL_RCC_PREDIV_DIV_9 RCC_CFGR2_PREDIV_DIV9 /*!< PREDIV input clock divided by 9 */ -#define LL_RCC_PREDIV_DIV_10 RCC_CFGR2_PREDIV_DIV10 /*!< PREDIV input clock divided by 10 */ -#define LL_RCC_PREDIV_DIV_11 RCC_CFGR2_PREDIV_DIV11 /*!< PREDIV input clock divided by 11 */ -#define LL_RCC_PREDIV_DIV_12 RCC_CFGR2_PREDIV_DIV12 /*!< PREDIV input clock divided by 12 */ -#define LL_RCC_PREDIV_DIV_13 RCC_CFGR2_PREDIV_DIV13 /*!< PREDIV input clock divided by 13 */ -#define LL_RCC_PREDIV_DIV_14 RCC_CFGR2_PREDIV_DIV14 /*!< PREDIV input clock divided by 14 */ -#define LL_RCC_PREDIV_DIV_15 RCC_CFGR2_PREDIV_DIV15 /*!< PREDIV input clock divided by 15 */ -#define LL_RCC_PREDIV_DIV_16 RCC_CFGR2_PREDIV_DIV16 /*!< PREDIV input clock divided by 16 */ -/** - * @} - */ - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ -/** @defgroup RCC_LL_Exported_Macros RCC Exported Macros - * @{ - */ - -/** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros - * @{ - */ - -/** - * @brief Write a value in RCC register - * @param __REG__ Register to be written - * @param __VALUE__ Value to be written in the register - * @retval None - */ -#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__)) - -/** - * @brief Read a value in RCC register - * @param __REG__ Register to be read - * @retval Register value - */ -#define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__) -/** - * @} - */ - -/** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies - * @{ - */ - -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) -/** - * @brief Helper macro to calculate the PLLCLK frequency - * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetMultiplicator() - * , @ref LL_RCC_PLL_GetPrediv()); - * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI/HSI48) - * @param __PLLMUL__ This parameter can be one of the following values: - * @arg @ref LL_RCC_PLL_MUL_2 - * @arg @ref LL_RCC_PLL_MUL_3 - * @arg @ref LL_RCC_PLL_MUL_4 - * @arg @ref LL_RCC_PLL_MUL_5 - * @arg @ref LL_RCC_PLL_MUL_6 - * @arg @ref LL_RCC_PLL_MUL_7 - * @arg @ref LL_RCC_PLL_MUL_8 - * @arg @ref LL_RCC_PLL_MUL_9 - * @arg @ref LL_RCC_PLL_MUL_10 - * @arg @ref LL_RCC_PLL_MUL_11 - * @arg @ref LL_RCC_PLL_MUL_12 - * @arg @ref LL_RCC_PLL_MUL_13 - * @arg @ref LL_RCC_PLL_MUL_14 - * @arg @ref LL_RCC_PLL_MUL_15 - * @arg @ref LL_RCC_PLL_MUL_16 - * @param __PLLPREDIV__ This parameter can be one of the following values: - * @arg @ref LL_RCC_PREDIV_DIV_1 - * @arg @ref LL_RCC_PREDIV_DIV_2 - * @arg @ref LL_RCC_PREDIV_DIV_3 - * @arg @ref LL_RCC_PREDIV_DIV_4 - * @arg @ref LL_RCC_PREDIV_DIV_5 - * @arg @ref LL_RCC_PREDIV_DIV_6 - * @arg @ref LL_RCC_PREDIV_DIV_7 - * @arg @ref LL_RCC_PREDIV_DIV_8 - * @arg @ref LL_RCC_PREDIV_DIV_9 - * @arg @ref LL_RCC_PREDIV_DIV_10 - * @arg @ref LL_RCC_PREDIV_DIV_11 - * @arg @ref LL_RCC_PREDIV_DIV_12 - * @arg @ref LL_RCC_PREDIV_DIV_13 - * @arg @ref LL_RCC_PREDIV_DIV_14 - * @arg @ref LL_RCC_PREDIV_DIV_15 - * @arg @ref LL_RCC_PREDIV_DIV_16 - * @retval PLL clock frequency (in Hz) - */ -#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \ - (((__INPUTFREQ__) / ((((__PLLPREDIV__) & RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U)) - -#else -/** - * @brief Helper macro to calculate the PLLCLK frequency - * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref LL_RCC_PLL_GetMultiplicator()); - * @param __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv / HSI div 2) - * @param __PLLMUL__ This parameter can be one of the following values: - * @arg @ref LL_RCC_PLL_MUL_2 - * @arg @ref LL_RCC_PLL_MUL_3 - * @arg @ref LL_RCC_PLL_MUL_4 - * @arg @ref LL_RCC_PLL_MUL_5 - * @arg @ref LL_RCC_PLL_MUL_6 - * @arg @ref LL_RCC_PLL_MUL_7 - * @arg @ref LL_RCC_PLL_MUL_8 - * @arg @ref LL_RCC_PLL_MUL_9 - * @arg @ref LL_RCC_PLL_MUL_10 - * @arg @ref LL_RCC_PLL_MUL_11 - * @arg @ref LL_RCC_PLL_MUL_12 - * @arg @ref LL_RCC_PLL_MUL_13 - * @arg @ref LL_RCC_PLL_MUL_14 - * @arg @ref LL_RCC_PLL_MUL_15 - * @arg @ref LL_RCC_PLL_MUL_16 - * @retval PLL clock frequency (in Hz) - */ -#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \ - ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U)) -#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ -/** - * @brief Helper macro to calculate the HCLK frequency - * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler - * ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler()) - * @param __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK) - * @param __AHBPRESCALER__ This parameter can be one of the following values: - * @arg @ref LL_RCC_SYSCLK_DIV_1 - * @arg @ref LL_RCC_SYSCLK_DIV_2 - * @arg @ref LL_RCC_SYSCLK_DIV_4 - * @arg @ref LL_RCC_SYSCLK_DIV_8 - * @arg @ref LL_RCC_SYSCLK_DIV_16 - * @arg @ref LL_RCC_SYSCLK_DIV_64 - * @arg @ref LL_RCC_SYSCLK_DIV_128 - * @arg @ref LL_RCC_SYSCLK_DIV_256 - * @arg @ref LL_RCC_SYSCLK_DIV_512 - * @retval HCLK clock frequency (in Hz) - */ -#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTable[((__AHBPRESCALER__) & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) - -/** - * @brief Helper macro to calculate the PCLK1 frequency (ABP1) - * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler - * ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler()) - * @param __HCLKFREQ__ HCLK frequency - * @param __APB1PRESCALER__ This parameter can be one of the following values: - * @arg @ref LL_RCC_APB1_DIV_1 - * @arg @ref LL_RCC_APB1_DIV_2 - * @arg @ref LL_RCC_APB1_DIV_4 - * @arg @ref LL_RCC_APB1_DIV_8 - * @arg @ref LL_RCC_APB1_DIV_16 - * @retval PCLK1 clock frequency (in Hz) - */ -#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[(__APB1PRESCALER__) >> RCC_CFGR_PPRE_Pos]) - -/** - * @} - */ - -/** - * @} - */ - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup RCC_LL_Exported_Functions RCC Exported Functions - * @{ - */ - -/** @defgroup RCC_LL_EF_HSE HSE - * @{ - */ - -/** - * @brief Enable the Clock Security System. - * @rmtoll CR CSSON LL_RCC_HSE_EnableCSS - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void) -{ - SET_BIT(RCC->CR, RCC_CR_CSSON); -} - -/** - * @brief Disable the Clock Security System. - * @note Cannot be disabled in HSE is ready (only by hardware) - * @rmtoll CR CSSON LL_RCC_HSE_DisableCSS - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSE_DisableCSS(void) -{ - CLEAR_BIT(RCC->CR, RCC_CR_CSSON); -} - -/** - * @brief Enable HSE external oscillator (HSE Bypass) - * @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void) -{ - SET_BIT(RCC->CR, RCC_CR_HSEBYP); -} - -/** - * @brief Disable HSE external oscillator (HSE Bypass) - * @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void) -{ - CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); -} - -/** - * @brief Enable HSE crystal oscillator (HSE ON) - * @rmtoll CR HSEON LL_RCC_HSE_Enable - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSE_Enable(void) -{ - SET_BIT(RCC->CR, RCC_CR_HSEON); -} - -/** - * @brief Disable HSE crystal oscillator (HSE ON) - * @rmtoll CR HSEON LL_RCC_HSE_Disable - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSE_Disable(void) -{ - CLEAR_BIT(RCC->CR, RCC_CR_HSEON); -} - -/** - * @brief Check if HSE oscillator Ready - * @rmtoll CR HSERDY LL_RCC_HSE_IsReady - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void) -{ - return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)); -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_HSI HSI - * @{ - */ - -/** - * @brief Enable HSI oscillator - * @rmtoll CR HSION LL_RCC_HSI_Enable - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI_Enable(void) -{ - SET_BIT(RCC->CR, RCC_CR_HSION); -} - -/** - * @brief Disable HSI oscillator - * @rmtoll CR HSION LL_RCC_HSI_Disable - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI_Disable(void) -{ - CLEAR_BIT(RCC->CR, RCC_CR_HSION); -} - -/** - * @brief Check if HSI clock is ready - * @rmtoll CR HSIRDY LL_RCC_HSI_IsReady - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) -{ - return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)); -} - -/** - * @brief Get HSI Calibration value - * @note When HSITRIM is written, HSICAL is updated with the sum of - * HSITRIM and the factory trim value - * @rmtoll CR HSICAL LL_RCC_HSI_GetCalibration - * @retval Between Min_Data = 0x00 and Max_Data = 0xFF - */ -__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void) -{ - return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos); -} - -/** - * @brief Set HSI Calibration trimming - * @note user-programmable trimming value that is added to the HSICAL - * @note Default value is 16, which, when added to the HSICAL value, - * should trim the HSI to 16 MHz +/- 1 % - * @rmtoll CR HSITRIM LL_RCC_HSI_SetCalibTrimming - * @param Value between Min_Data = 0x00 and Max_Data = 0x1F - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) -{ - MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos); -} - -/** - * @brief Get HSI Calibration trimming - * @rmtoll CR HSITRIM LL_RCC_HSI_GetCalibTrimming - * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - */ -__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void) -{ - return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos); -} - -/** - * @} - */ - -#if defined(RCC_HSI48_SUPPORT) -/** @defgroup RCC_LL_EF_HSI48 HSI48 - * @{ - */ - -/** - * @brief Enable HSI48 - * @rmtoll CR2 HSI48ON LL_RCC_HSI48_Enable - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI48_Enable(void) -{ - SET_BIT(RCC->CR2, RCC_CR2_HSI48ON); -} - -/** - * @brief Disable HSI48 - * @rmtoll CR2 HSI48ON LL_RCC_HSI48_Disable - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI48_Disable(void) -{ - CLEAR_BIT(RCC->CR2, RCC_CR2_HSI48ON); -} - -/** - * @brief Check if HSI48 oscillator Ready - * @rmtoll CR2 HSI48RDY LL_RCC_HSI48_IsReady - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void) -{ - return (READ_BIT(RCC->CR2, RCC_CR2_HSI48RDY) == (RCC_CR2_HSI48RDY)); -} - -/** - * @brief Get HSI48 Calibration value - * @rmtoll CR2 HSI48CAL LL_RCC_HSI48_GetCalibration - * @retval Between Min_Data = 0x00 and Max_Data = 0xFF - */ -__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void) -{ - return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI48CAL) >> RCC_POSITION_HSI48CAL); -} - -/** - * @} - */ - -#endif /* RCC_HSI48_SUPPORT */ - -/** @defgroup RCC_LL_EF_HSI14 HSI14 - * @{ - */ - -/** - * @brief Enable HSI14 - * @rmtoll CR2 HSI14ON LL_RCC_HSI14_Enable - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI14_Enable(void) -{ - SET_BIT(RCC->CR2, RCC_CR2_HSI14ON); -} - -/** - * @brief Disable HSI14 - * @rmtoll CR2 HSI14ON LL_RCC_HSI14_Disable - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI14_Disable(void) -{ - CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14ON); -} - -/** - * @brief Check if HSI14 oscillator Ready - * @rmtoll CR2 HSI14RDY LL_RCC_HSI14_IsReady - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_HSI14_IsReady(void) -{ - return (READ_BIT(RCC->CR2, RCC_CR2_HSI14RDY) == (RCC_CR2_HSI14RDY)); -} - -/** - * @brief ADC interface can turn on the HSI14 oscillator - * @rmtoll CR2 HSI14DIS LL_RCC_HSI14_EnableADCControl - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI14_EnableADCControl(void) -{ - CLEAR_BIT(RCC->CR2, RCC_CR2_HSI14DIS); -} - -/** - * @brief ADC interface can not turn on the HSI14 oscillator - * @rmtoll CR2 HSI14DIS LL_RCC_HSI14_DisableADCControl - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI14_DisableADCControl(void) -{ - SET_BIT(RCC->CR2, RCC_CR2_HSI14DIS); -} - -/** - * @brief Set HSI14 Calibration trimming - * @note user-programmable trimming value that is added to the HSI14CAL - * @note Default value is 16, which, when added to the HSI14CAL value, - * should trim the HSI14 to 14 MHz +/- 1 % - * @rmtoll CR2 HSI14TRIM LL_RCC_HSI14_SetCalibTrimming - * @param Value between Min_Data = 0x00 and Max_Data = 0xFF - * @retval None - */ -__STATIC_INLINE void LL_RCC_HSI14_SetCalibTrimming(uint32_t Value) -{ - MODIFY_REG(RCC->CR2, RCC_CR2_HSI14TRIM, Value << RCC_POSITION_HSI14TRIM); -} - -/** - * @brief Get HSI14 Calibration value - * @note When HSI14TRIM is written, HSI14CAL is updated with the sum of - * HSI14TRIM and the factory trim value - * @rmtoll CR2 HSI14TRIM LL_RCC_HSI14_GetCalibTrimming - * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - */ -__STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibTrimming(void) -{ - return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI14TRIM) >> RCC_POSITION_HSI14TRIM); -} - -/** - * @brief Get HSI14 Calibration trimming - * @rmtoll CR2 HSI14CAL LL_RCC_HSI14_GetCalibration - * @retval Between Min_Data = 0x00 and Max_Data = 0x1F - */ -__STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibration(void) -{ - return (uint32_t)(READ_BIT(RCC->CR2, RCC_CR2_HSI14CAL) >> RCC_POSITION_HSI14CAL); -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_LSE LSE - * @{ - */ - -/** - * @brief Enable Low Speed External (LSE) crystal. - * @rmtoll BDCR LSEON LL_RCC_LSE_Enable - * @retval None - */ -__STATIC_INLINE void LL_RCC_LSE_Enable(void) -{ - SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); -} - -/** - * @brief Disable Low Speed External (LSE) crystal. - * @rmtoll BDCR LSEON LL_RCC_LSE_Disable - * @retval None - */ -__STATIC_INLINE void LL_RCC_LSE_Disable(void) -{ - CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); -} - -/** - * @brief Enable external clock source (LSE bypass). - * @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass - * @retval None - */ -__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void) -{ - SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); -} - -/** - * @brief Disable external clock source (LSE bypass). - * @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass - * @retval None - */ -__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void) -{ - CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); -} - -/** - * @brief Set LSE oscillator drive capability - * @note The oscillator is in Xtal mode when it is not in bypass mode. - * @rmtoll BDCR LSEDRV LL_RCC_LSE_SetDriveCapability - * @param LSEDrive This parameter can be one of the following values: - * @arg @ref LL_RCC_LSEDRIVE_LOW - * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW - * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH - * @arg @ref LL_RCC_LSEDRIVE_HIGH - * @retval None - */ -__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) -{ - MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); -} - -/** - * @brief Get LSE oscillator drive capability - * @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_LSEDRIVE_LOW - * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW - * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH - * @arg @ref LL_RCC_LSEDRIVE_HIGH - */ -__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void) -{ - return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV)); -} - -/** - * @brief Check if LSE oscillator Ready - * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) -{ - return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)); -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_LSI LSI - * @{ - */ - -/** - * @brief Enable LSI Oscillator - * @rmtoll CSR LSION LL_RCC_LSI_Enable - * @retval None - */ -__STATIC_INLINE void LL_RCC_LSI_Enable(void) -{ - SET_BIT(RCC->CSR, RCC_CSR_LSION); -} - -/** - * @brief Disable LSI Oscillator - * @rmtoll CSR LSION LL_RCC_LSI_Disable - * @retval None - */ -__STATIC_INLINE void LL_RCC_LSI_Disable(void) -{ - CLEAR_BIT(RCC->CSR, RCC_CSR_LSION); -} - -/** - * @brief Check if LSI is Ready - * @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)); -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_System System - * @{ - */ - -/** - * @brief Configure the system clock source - * @rmtoll CFGR SW LL_RCC_SetSysClkSource - * @param Source This parameter can be one of the following values: - * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI - * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE - * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL - * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI48 (*) - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) -{ - MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); -} - -/** - * @brief Get the system clock source - * @rmtoll CFGR SWS LL_RCC_GetSysClkSource - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI - * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE - * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL - * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*) - * - * (*) value not defined in all devices - */ -__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) -{ - return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); -} - -/** - * @brief Set AHB prescaler - * @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler - * @param Prescaler This parameter can be one of the following values: - * @arg @ref LL_RCC_SYSCLK_DIV_1 - * @arg @ref LL_RCC_SYSCLK_DIV_2 - * @arg @ref LL_RCC_SYSCLK_DIV_4 - * @arg @ref LL_RCC_SYSCLK_DIV_8 - * @arg @ref LL_RCC_SYSCLK_DIV_16 - * @arg @ref LL_RCC_SYSCLK_DIV_64 - * @arg @ref LL_RCC_SYSCLK_DIV_128 - * @arg @ref LL_RCC_SYSCLK_DIV_256 - * @arg @ref LL_RCC_SYSCLK_DIV_512 - * @retval None - */ -__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) -{ - MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler); -} - -/** - * @brief Set APB1 prescaler - * @rmtoll CFGR PPRE LL_RCC_SetAPB1Prescaler - * @param Prescaler This parameter can be one of the following values: - * @arg @ref LL_RCC_APB1_DIV_1 - * @arg @ref LL_RCC_APB1_DIV_2 - * @arg @ref LL_RCC_APB1_DIV_4 - * @arg @ref LL_RCC_APB1_DIV_8 - * @arg @ref LL_RCC_APB1_DIV_16 - * @retval None - */ -__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) -{ - MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler); -} - -/** - * @brief Get AHB prescaler - * @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_SYSCLK_DIV_1 - * @arg @ref LL_RCC_SYSCLK_DIV_2 - * @arg @ref LL_RCC_SYSCLK_DIV_4 - * @arg @ref LL_RCC_SYSCLK_DIV_8 - * @arg @ref LL_RCC_SYSCLK_DIV_16 - * @arg @ref LL_RCC_SYSCLK_DIV_64 - * @arg @ref LL_RCC_SYSCLK_DIV_128 - * @arg @ref LL_RCC_SYSCLK_DIV_256 - * @arg @ref LL_RCC_SYSCLK_DIV_512 - */ -__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) -{ - return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)); -} - -/** - * @brief Get APB1 prescaler - * @rmtoll CFGR PPRE LL_RCC_GetAPB1Prescaler - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_APB1_DIV_1 - * @arg @ref LL_RCC_APB1_DIV_2 - * @arg @ref LL_RCC_APB1_DIV_4 - * @arg @ref LL_RCC_APB1_DIV_8 - * @arg @ref LL_RCC_APB1_DIV_16 - */ -__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) -{ - return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE)); -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_MCO MCO - * @{ - */ - -/** - * @brief Configure MCOx - * @rmtoll CFGR MCO LL_RCC_ConfigMCO\n - * CFGR MCOPRE LL_RCC_ConfigMCO\n - * CFGR PLLNODIV LL_RCC_ConfigMCO - * @param MCOxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK - * @arg @ref LL_RCC_MCO1SOURCE_HSI14 - * @arg @ref LL_RCC_MCO1SOURCE_SYSCLK - * @arg @ref LL_RCC_MCO1SOURCE_HSI - * @arg @ref LL_RCC_MCO1SOURCE_HSE - * @arg @ref LL_RCC_MCO1SOURCE_LSI - * @arg @ref LL_RCC_MCO1SOURCE_LSE - * @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*) - * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK (*) - * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2 - * - * (*) value not defined in all devices - * @param MCOxPrescaler This parameter can be one of the following values: - * @arg @ref LL_RCC_MCO1_DIV_1 - * @arg @ref LL_RCC_MCO1_DIV_2 (*) - * @arg @ref LL_RCC_MCO1_DIV_4 (*) - * @arg @ref LL_RCC_MCO1_DIV_8 (*) - * @arg @ref LL_RCC_MCO1_DIV_16 (*) - * @arg @ref LL_RCC_MCO1_DIV_32 (*) - * @arg @ref LL_RCC_MCO1_DIV_64 (*) - * @arg @ref LL_RCC_MCO1_DIV_128 (*) - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler) -{ -#if defined(RCC_CFGR_MCOPRE) -#if defined(RCC_CFGR_PLLNODIV) - MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE | RCC_CFGR_PLLNODIV, MCOxSource | MCOxPrescaler); -#else - MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler); -#endif /* RCC_CFGR_PLLNODIV */ -#else - MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource); -#endif /* RCC_CFGR_MCOPRE */ -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source - * @{ - */ - -/** - * @brief Configure USARTx clock source - * @rmtoll CFGR3 USART1SW LL_RCC_SetUSARTClockSource\n - * CFGR3 USART2SW LL_RCC_SetUSARTClockSource\n - * CFGR3 USART3SW LL_RCC_SetUSARTClockSource - * @param USARTxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 - * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK - * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE - * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI - * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*) - * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*) - * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*) - * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) - * - * (*) value not defined in all devices. - * @retval None - */ -__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource) -{ - MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource & 0xFF000000U) >> 24U)), (USARTxSource & 0x00FFFFFFU)); -} - -/** - * @brief Configure I2Cx clock source - * @rmtoll CFGR3 I2C1SW LL_RCC_SetI2CClockSource - * @param I2CxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI - * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK - * @retval None - */ -__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource) -{ - MODIFY_REG(RCC->CFGR3, RCC_CFGR3_I2C1SW, I2CxSource); -} - -#if defined(CEC) -/** - * @brief Configure CEC clock source - * @rmtoll CFGR3 CECSW LL_RCC_SetCECClockSource - * @param CECxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244 - * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE - * @retval None - */ -__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource) -{ - MODIFY_REG(RCC->CFGR3, RCC_CFGR3_CECSW, CECxSource); -} -#endif /* CEC */ - -#if defined(USB) -/** - * @brief Configure USB clock source - * @rmtoll CFGR3 USBSW LL_RCC_SetUSBClockSource - * @param USBxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*) - * @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*) - * @arg @ref LL_RCC_USB_CLKSOURCE_PLL - * - * (*) value not defined in all devices. - * @retval None - */ -__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource) -{ - MODIFY_REG(RCC->CFGR3, RCC_CFGR3_USBSW, USBxSource); -} -#endif /* USB */ - -/** - * @brief Get USARTx clock source - * @rmtoll CFGR3 USART1SW LL_RCC_GetUSARTClockSource\n - * CFGR3 USART2SW LL_RCC_GetUSARTClockSource\n - * CFGR3 USART3SW LL_RCC_GetUSARTClockSource - * @param USARTx This parameter can be one of the following values: - * @arg @ref LL_RCC_USART1_CLKSOURCE - * @arg @ref LL_RCC_USART2_CLKSOURCE (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE (*) - * - * (*) value not defined in all devices. - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 - * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK - * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE - * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI - * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*) - * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*) - * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*) - * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) - * - * (*) value not defined in all devices. - */ -__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx) -{ - return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U)); -} - -/** - * @brief Get I2Cx clock source - * @rmtoll CFGR3 I2C1SW LL_RCC_GetI2CClockSource - * @param I2Cx This parameter can be one of the following values: - * @arg @ref LL_RCC_I2C1_CLKSOURCE - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI - * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK - */ -__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx) -{ - return (uint32_t)(READ_BIT(RCC->CFGR3, I2Cx)); -} - -#if defined(CEC) -/** - * @brief Get CEC clock source - * @rmtoll CFGR3 CECSW LL_RCC_GetCECClockSource - * @param CECx This parameter can be one of the following values: - * @arg @ref LL_RCC_CEC_CLKSOURCE - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244 - * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE - */ -__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx) -{ - return (uint32_t)(READ_BIT(RCC->CFGR3, CECx)); -} -#endif /* CEC */ - -#if defined(USB) -/** - * @brief Get USBx clock source - * @rmtoll CFGR3 USBSW LL_RCC_GetUSBClockSource - * @param USBx This parameter can be one of the following values: - * @arg @ref LL_RCC_USB_CLKSOURCE - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*) - * @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*) - * @arg @ref LL_RCC_USB_CLKSOURCE_PLL - * - * (*) value not defined in all devices. - */ -__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx) -{ - return (uint32_t)(READ_BIT(RCC->CFGR3, USBx)); -} -#endif /* USB */ - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_RTC RTC - * @{ - */ - -/** - * @brief Set RTC Clock Source - * @note Once the RTC clock source has been selected, it cannot be changed any more unless - * the Backup domain is reset. The BDRST bit can be used to reset them. - * @rmtoll BDCR RTCSEL LL_RCC_SetRTCClockSource - * @param Source This parameter can be one of the following values: - * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE - * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE - * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI - * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 - * @retval None - */ -__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source) -{ - MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source); -} - -/** - * @brief Get RTC Clock Source - * @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE - * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE - * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI - * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 - */ -__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void) -{ - return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)); -} - -/** - * @brief Enable RTC - * @rmtoll BDCR RTCEN LL_RCC_EnableRTC - * @retval None - */ -__STATIC_INLINE void LL_RCC_EnableRTC(void) -{ - SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN); -} - -/** - * @brief Disable RTC - * @rmtoll BDCR RTCEN LL_RCC_DisableRTC - * @retval None - */ -__STATIC_INLINE void LL_RCC_DisableRTC(void) -{ - CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN); -} - -/** - * @brief Check if RTC has been enabled or not - * @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void) -{ - return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)); -} - -/** - * @brief Force the Backup domain reset - * @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset - * @retval None - */ -__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void) -{ - SET_BIT(RCC->BDCR, RCC_BDCR_BDRST); -} - -/** - * @brief Release the Backup domain reset - * @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset - * @retval None - */ -__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void) -{ - CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST); -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_PLL PLL - * @{ - */ - -/** - * @brief Enable PLL - * @rmtoll CR PLLON LL_RCC_PLL_Enable - * @retval None - */ -__STATIC_INLINE void LL_RCC_PLL_Enable(void) -{ - SET_BIT(RCC->CR, RCC_CR_PLLON); -} - -/** - * @brief Disable PLL - * @note Cannot be disabled if the PLL clock is used as the system clock - * @rmtoll CR PLLON LL_RCC_PLL_Disable - * @retval None - */ -__STATIC_INLINE void LL_RCC_PLL_Disable(void) -{ - CLEAR_BIT(RCC->CR, RCC_CR_PLLON); -} - -/** - * @brief Check if PLL Ready - * @rmtoll CR PLLRDY LL_RCC_PLL_IsReady - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void) -{ - return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)); -} - -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) -/** - * @brief Configure PLL used for SYSCLK Domain - * @rmtoll CFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS\n - * CFGR PLLMUL LL_RCC_PLL_ConfigDomain_SYS\n - * CFGR2 PREDIV LL_RCC_PLL_ConfigDomain_SYS - * @param Source This parameter can be one of the following values: - * @arg @ref LL_RCC_PLLSOURCE_HSI - * @arg @ref LL_RCC_PLLSOURCE_HSE - * @arg @ref LL_RCC_PLLSOURCE_HSI48 (*) - * - * (*) value not defined in all devices - * @param PLLMul This parameter can be one of the following values: - * @arg @ref LL_RCC_PLL_MUL_2 - * @arg @ref LL_RCC_PLL_MUL_3 - * @arg @ref LL_RCC_PLL_MUL_4 - * @arg @ref LL_RCC_PLL_MUL_5 - * @arg @ref LL_RCC_PLL_MUL_6 - * @arg @ref LL_RCC_PLL_MUL_7 - * @arg @ref LL_RCC_PLL_MUL_8 - * @arg @ref LL_RCC_PLL_MUL_9 - * @arg @ref LL_RCC_PLL_MUL_10 - * @arg @ref LL_RCC_PLL_MUL_11 - * @arg @ref LL_RCC_PLL_MUL_12 - * @arg @ref LL_RCC_PLL_MUL_13 - * @arg @ref LL_RCC_PLL_MUL_14 - * @arg @ref LL_RCC_PLL_MUL_15 - * @arg @ref LL_RCC_PLL_MUL_16 - * @param PLLDiv This parameter can be one of the following values: - * @arg @ref LL_RCC_PREDIV_DIV_1 - * @arg @ref LL_RCC_PREDIV_DIV_2 - * @arg @ref LL_RCC_PREDIV_DIV_3 - * @arg @ref LL_RCC_PREDIV_DIV_4 - * @arg @ref LL_RCC_PREDIV_DIV_5 - * @arg @ref LL_RCC_PREDIV_DIV_6 - * @arg @ref LL_RCC_PREDIV_DIV_7 - * @arg @ref LL_RCC_PREDIV_DIV_8 - * @arg @ref LL_RCC_PREDIV_DIV_9 - * @arg @ref LL_RCC_PREDIV_DIV_10 - * @arg @ref LL_RCC_PREDIV_DIV_11 - * @arg @ref LL_RCC_PREDIV_DIV_12 - * @arg @ref LL_RCC_PREDIV_DIV_13 - * @arg @ref LL_RCC_PREDIV_DIV_14 - * @arg @ref LL_RCC_PREDIV_DIV_15 - * @arg @ref LL_RCC_PREDIV_DIV_16 - * @retval None - */ -__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv) -{ - MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul); - MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv); -} - -#else - -/** - * @brief Configure PLL used for SYSCLK Domain - * @rmtoll CFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS\n - * CFGR PLLMUL LL_RCC_PLL_ConfigDomain_SYS\n - * CFGR2 PREDIV LL_RCC_PLL_ConfigDomain_SYS - * @param Source This parameter can be one of the following values: - * @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_1 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_2 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_3 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_4 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_5 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_6 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_7 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_8 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_9 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_10 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_11 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_12 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_13 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_14 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_15 - * @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_16 - * @param PLLMul This parameter can be one of the following values: - * @arg @ref LL_RCC_PLL_MUL_2 - * @arg @ref LL_RCC_PLL_MUL_3 - * @arg @ref LL_RCC_PLL_MUL_4 - * @arg @ref LL_RCC_PLL_MUL_5 - * @arg @ref LL_RCC_PLL_MUL_6 - * @arg @ref LL_RCC_PLL_MUL_7 - * @arg @ref LL_RCC_PLL_MUL_8 - * @arg @ref LL_RCC_PLL_MUL_9 - * @arg @ref LL_RCC_PLL_MUL_10 - * @arg @ref LL_RCC_PLL_MUL_11 - * @arg @ref LL_RCC_PLL_MUL_12 - * @arg @ref LL_RCC_PLL_MUL_13 - * @arg @ref LL_RCC_PLL_MUL_14 - * @arg @ref LL_RCC_PLL_MUL_15 - * @arg @ref LL_RCC_PLL_MUL_16 - * @retval None - */ -__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul) -{ - MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul); - MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV)); -} -#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - -/** - * @brief Configure PLL clock source - * @rmtoll CFGR PLLSRC LL_RCC_PLL_SetMainSource - * @param PLLSource This parameter can be one of the following values: - * @arg @ref LL_RCC_PLLSOURCE_NONE - * @arg @ref LL_RCC_PLLSOURCE_HSI (*) - * @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2 (*) - * @arg @ref LL_RCC_PLLSOURCE_HSE - * @arg @ref LL_RCC_PLLSOURCE_HSI48 (*) - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource) -{ - MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC, PLLSource); -} - -/** - * @brief Get the oscillator used as PLL clock source. - * @rmtoll CFGR PLLSRC LL_RCC_PLL_GetMainSource - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_PLLSOURCE_NONE - * @arg @ref LL_RCC_PLLSOURCE_HSI (*) - * @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2 (*) - * @arg @ref LL_RCC_PLLSOURCE_HSE - * @arg @ref LL_RCC_PLLSOURCE_HSI48 (*) - * - * (*) value not defined in all devices - */ -__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void) -{ - return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC)); -} - -/** - * @brief Get PLL multiplication Factor - * @rmtoll CFGR PLLMUL LL_RCC_PLL_GetMultiplicator - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_PLL_MUL_2 - * @arg @ref LL_RCC_PLL_MUL_3 - * @arg @ref LL_RCC_PLL_MUL_4 - * @arg @ref LL_RCC_PLL_MUL_5 - * @arg @ref LL_RCC_PLL_MUL_6 - * @arg @ref LL_RCC_PLL_MUL_7 - * @arg @ref LL_RCC_PLL_MUL_8 - * @arg @ref LL_RCC_PLL_MUL_9 - * @arg @ref LL_RCC_PLL_MUL_10 - * @arg @ref LL_RCC_PLL_MUL_11 - * @arg @ref LL_RCC_PLL_MUL_12 - * @arg @ref LL_RCC_PLL_MUL_13 - * @arg @ref LL_RCC_PLL_MUL_14 - * @arg @ref LL_RCC_PLL_MUL_15 - * @arg @ref LL_RCC_PLL_MUL_16 - */ -__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void) -{ - return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL)); -} - -/** - * @brief Get PREDIV division factor for the main PLL - * @note They can be written only when the PLL is disabled - * @rmtoll CFGR2 PREDIV LL_RCC_PLL_GetPrediv - * @retval Returned value can be one of the following values: - * @arg @ref LL_RCC_PREDIV_DIV_1 - * @arg @ref LL_RCC_PREDIV_DIV_2 - * @arg @ref LL_RCC_PREDIV_DIV_3 - * @arg @ref LL_RCC_PREDIV_DIV_4 - * @arg @ref LL_RCC_PREDIV_DIV_5 - * @arg @ref LL_RCC_PREDIV_DIV_6 - * @arg @ref LL_RCC_PREDIV_DIV_7 - * @arg @ref LL_RCC_PREDIV_DIV_8 - * @arg @ref LL_RCC_PREDIV_DIV_9 - * @arg @ref LL_RCC_PREDIV_DIV_10 - * @arg @ref LL_RCC_PREDIV_DIV_11 - * @arg @ref LL_RCC_PREDIV_DIV_12 - * @arg @ref LL_RCC_PREDIV_DIV_13 - * @arg @ref LL_RCC_PREDIV_DIV_14 - * @arg @ref LL_RCC_PREDIV_DIV_15 - * @arg @ref LL_RCC_PREDIV_DIV_16 - */ -__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void) -{ - return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV)); -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_FLAG_Management FLAG Management - * @{ - */ - -/** - * @brief Clear LSI ready interrupt flag - * @rmtoll CIR LSIRDYC LL_RCC_ClearFlag_LSIRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC); -} - -/** - * @brief Clear LSE ready interrupt flag - * @rmtoll CIR LSERDYC LL_RCC_ClearFlag_LSERDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_LSERDYC); -} - -/** - * @brief Clear HSI ready interrupt flag - * @rmtoll CIR HSIRDYC LL_RCC_ClearFlag_HSIRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_HSIRDYC); -} - -/** - * @brief Clear HSE ready interrupt flag - * @rmtoll CIR HSERDYC LL_RCC_ClearFlag_HSERDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_HSERDYC); -} - -/** - * @brief Clear PLL ready interrupt flag - * @rmtoll CIR PLLRDYC LL_RCC_ClearFlag_PLLRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_PLLRDYC); -} - -/** - * @brief Clear HSI14 ready interrupt flag - * @rmtoll CIR HSI14RDYC LL_RCC_ClearFlag_HSI14RDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearFlag_HSI14RDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_HSI14RDYC); -} - -#if defined(RCC_HSI48_SUPPORT) -/** - * @brief Clear HSI48 ready interrupt flag - * @rmtoll CIR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_HSI48RDYC); -} -#endif /* RCC_HSI48_SUPPORT */ - -/** - * @brief Clear Clock security system interrupt flag - * @rmtoll CIR CSSC LL_RCC_ClearFlag_HSECSS - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_CSSC); -} - -/** - * @brief Check if LSI ready interrupt occurred or not - * @rmtoll CIR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_LSIRDYF) == (RCC_CIR_LSIRDYF)); -} - -/** - * @brief Check if LSE ready interrupt occurred or not - * @rmtoll CIR LSERDYF LL_RCC_IsActiveFlag_LSERDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_LSERDYF) == (RCC_CIR_LSERDYF)); -} - -/** - * @brief Check if HSI ready interrupt occurred or not - * @rmtoll CIR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_HSIRDYF) == (RCC_CIR_HSIRDYF)); -} - -/** - * @brief Check if HSE ready interrupt occurred or not - * @rmtoll CIR HSERDYF LL_RCC_IsActiveFlag_HSERDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_HSERDYF) == (RCC_CIR_HSERDYF)); -} - -/** - * @brief Check if PLL ready interrupt occurred or not - * @rmtoll CIR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_PLLRDYF) == (RCC_CIR_PLLRDYF)); -} - -/** - * @brief Check if HSI14 ready interrupt occurred or not - * @rmtoll CIR HSI14RDYF LL_RCC_IsActiveFlag_HSI14RDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI14RDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_HSI14RDYF) == (RCC_CIR_HSI14RDYF)); -} - -#if defined(RCC_HSI48_SUPPORT) -/** - * @brief Check if HSI48 ready interrupt occurred or not - * @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_HSI48RDYF) == (RCC_CIR_HSI48RDYF)); -} -#endif /* RCC_HSI48_SUPPORT */ - -/** - * @brief Check if Clock security system interrupt occurred or not - * @rmtoll CIR CSSF LL_RCC_IsActiveFlag_HSECSS - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_CSSF) == (RCC_CIR_CSSF)); -} - -/** - * @brief Check if RCC flag Independent Watchdog reset is set or not. - * @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF)); -} - -/** - * @brief Check if RCC flag Low Power reset is set or not. - * @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF)); -} - -/** - * @brief Check if RCC flag is set or not. - * @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_OBLRSTF) == (RCC_CSR_OBLRSTF)); -} - -/** - * @brief Check if RCC flag Pin reset is set or not. - * @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)); -} - -/** - * @brief Check if RCC flag POR/PDR reset is set or not. - * @rmtoll CSR PORRSTF LL_RCC_IsActiveFlag_PORRST - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_PORRSTF) == (RCC_CSR_PORRSTF)); -} - -/** - * @brief Check if RCC flag Software reset is set or not. - * @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)); -} - -/** - * @brief Check if RCC flag Window Watchdog reset is set or not. - * @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF)); -} - -#if defined(RCC_CSR_V18PWRRSTF) -/** - * @brief Check if RCC Reset flag of the 1.8 V domain is set or not. - * @rmtoll CSR V18PWRRSTF LL_RCC_IsActiveFlag_V18PWRRST - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_V18PWRRST(void) -{ - return (READ_BIT(RCC->CSR, RCC_CSR_V18PWRRSTF) == (RCC_CSR_V18PWRRSTF)); -} -#endif /* RCC_CSR_V18PWRRSTF */ - -/** - * @brief Set RMVF bit to clear the reset flags. - * @rmtoll CSR RMVF LL_RCC_ClearResetFlags - * @retval None - */ -__STATIC_INLINE void LL_RCC_ClearResetFlags(void) -{ - SET_BIT(RCC->CSR, RCC_CSR_RMVF); -} - -/** - * @} - */ - -/** @defgroup RCC_LL_EF_IT_Management IT Management - * @{ - */ - -/** - * @brief Enable LSI ready interrupt - * @rmtoll CIR LSIRDYIE LL_RCC_EnableIT_LSIRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_LSIRDYIE); -} - -/** - * @brief Enable LSE ready interrupt - * @rmtoll CIR LSERDYIE LL_RCC_EnableIT_LSERDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_LSERDYIE); -} - -/** - * @brief Enable HSI ready interrupt - * @rmtoll CIR HSIRDYIE LL_RCC_EnableIT_HSIRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_HSIRDYIE); -} - -/** - * @brief Enable HSE ready interrupt - * @rmtoll CIR HSERDYIE LL_RCC_EnableIT_HSERDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_HSERDYIE); -} - -/** - * @brief Enable PLL ready interrupt - * @rmtoll CIR PLLRDYIE LL_RCC_EnableIT_PLLRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_PLLRDYIE); -} - -/** - * @brief Enable HSI14 ready interrupt - * @rmtoll CIR HSI14RDYIE LL_RCC_EnableIT_HSI14RDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_EnableIT_HSI14RDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_HSI14RDYIE); -} - -#if defined(RCC_HSI48_SUPPORT) -/** - * @brief Enable HSI48 ready interrupt - * @rmtoll CIR HSI48RDYIE LL_RCC_EnableIT_HSI48RDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void) -{ - SET_BIT(RCC->CIR, RCC_CIR_HSI48RDYIE); -} -#endif /* RCC_HSI48_SUPPORT */ - -/** - * @brief Disable LSI ready interrupt - * @rmtoll CIR LSIRDYIE LL_RCC_DisableIT_LSIRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void) -{ - CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE); -} - -/** - * @brief Disable LSE ready interrupt - * @rmtoll CIR LSERDYIE LL_RCC_DisableIT_LSERDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void) -{ - CLEAR_BIT(RCC->CIR, RCC_CIR_LSERDYIE); -} - -/** - * @brief Disable HSI ready interrupt - * @rmtoll CIR HSIRDYIE LL_RCC_DisableIT_HSIRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void) -{ - CLEAR_BIT(RCC->CIR, RCC_CIR_HSIRDYIE); -} - -/** - * @brief Disable HSE ready interrupt - * @rmtoll CIR HSERDYIE LL_RCC_DisableIT_HSERDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void) -{ - CLEAR_BIT(RCC->CIR, RCC_CIR_HSERDYIE); -} - -/** - * @brief Disable PLL ready interrupt - * @rmtoll CIR PLLRDYIE LL_RCC_DisableIT_PLLRDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void) -{ - CLEAR_BIT(RCC->CIR, RCC_CIR_PLLRDYIE); -} - -/** - * @brief Disable HSI14 ready interrupt - * @rmtoll CIR HSI14RDYIE LL_RCC_DisableIT_HSI14RDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_DisableIT_HSI14RDY(void) -{ - CLEAR_BIT(RCC->CIR, RCC_CIR_HSI14RDYIE); -} - -#if defined(RCC_HSI48_SUPPORT) -/** - * @brief Disable HSI48 ready interrupt - * @rmtoll CIR HSI48RDYIE LL_RCC_DisableIT_HSI48RDY - * @retval None - */ -__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void) -{ - CLEAR_BIT(RCC->CIR, RCC_CIR_HSI48RDYIE); -} -#endif /* RCC_HSI48_SUPPORT */ - -/** - * @brief Checks if LSI ready interrupt source is enabled or disabled. - * @rmtoll CIR LSIRDYIE LL_RCC_IsEnabledIT_LSIRDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_LSIRDYIE) == (RCC_CIR_LSIRDYIE)); -} - -/** - * @brief Checks if LSE ready interrupt source is enabled or disabled. - * @rmtoll CIR LSERDYIE LL_RCC_IsEnabledIT_LSERDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_LSERDYIE) == (RCC_CIR_LSERDYIE)); -} - -/** - * @brief Checks if HSI ready interrupt source is enabled or disabled. - * @rmtoll CIR HSIRDYIE LL_RCC_IsEnabledIT_HSIRDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_HSIRDYIE) == (RCC_CIR_HSIRDYIE)); -} - -/** - * @brief Checks if HSE ready interrupt source is enabled or disabled. - * @rmtoll CIR HSERDYIE LL_RCC_IsEnabledIT_HSERDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_HSERDYIE) == (RCC_CIR_HSERDYIE)); -} - -/** - * @brief Checks if PLL ready interrupt source is enabled or disabled. - * @rmtoll CIR PLLRDYIE LL_RCC_IsEnabledIT_PLLRDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_PLLRDYIE) == (RCC_CIR_PLLRDYIE)); -} - -/** - * @brief Checks if HSI14 ready interrupt source is enabled or disabled. - * @rmtoll CIR HSI14RDYIE LL_RCC_IsEnabledIT_HSI14RDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI14RDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_HSI14RDYIE) == (RCC_CIR_HSI14RDYIE)); -} - -#if defined(RCC_HSI48_SUPPORT) -/** - * @brief Checks if HSI48 ready interrupt source is enabled or disabled. - * @rmtoll CIR HSI48RDYIE LL_RCC_IsEnabledIT_HSI48RDY - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void) -{ - return (READ_BIT(RCC->CIR, RCC_CIR_HSI48RDYIE) == (RCC_CIR_HSI48RDYIE)); -} -#endif /* RCC_HSI48_SUPPORT */ - -/** - * @} - */ - -#if defined(USE_FULL_LL_DRIVER) -/** @defgroup RCC_LL_EF_Init De-initialization function - * @{ - */ -ErrorStatus LL_RCC_DeInit(void); -/** - * @} - */ - -/** @defgroup RCC_LL_EF_Get_Freq Get system and peripherals clocks frequency functions - * @{ - */ -void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks); -uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource); -uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource); -#if defined(USB_OTG_FS) || defined(USB) -uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource); -#endif /* USB_OTG_FS || USB */ -#if defined(CEC) -uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource); -#endif /* CEC */ -/** - * @} - */ -#endif /* USE_FULL_LL_DRIVER */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* RCC */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_RCC_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h deleted file mode 100644 index 5f101d8..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h +++ /dev/null @@ -1,1852 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_system.h - * @author MCD Application Team - * @brief Header file of SYSTEM LL module. - @verbatim - ============================================================================== - ##### How to use this driver ##### - ============================================================================== - [..] - The LL SYSTEM driver contains a set of generic APIs that can be - used by user: - (+) Some of the FLASH features need to be handled in the SYSTEM file. - (+) Access to DBGCMU registers - (+) Access to SYSCFG registers - - @endverbatim - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_SYSTEM_H -#define __STM32F0xx_LL_SYSTEM_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) - -/** @defgroup SYSTEM_LL SYSTEM - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ - -/* Private constants ---------------------------------------------------------*/ -/** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants - * @{ - */ - -/** - * @} - */ - -/* Private macros ------------------------------------------------------------*/ - -/* Exported types ------------------------------------------------------------*/ -/* Exported constants --------------------------------------------------------*/ -/** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants - * @{ - */ - -/** @defgroup SYSTEM_LL_EC_REMAP SYSCFG Remap -* @{ -*/ -#define LL_SYSCFG_REMAP_FLASH (uint32_t)0x00000000U /*!< Main Flash memory mapped at 0x00000000 */ -#define LL_SYSCFG_REMAP_SYSTEMFLASH SYSCFG_CFGR1_MEM_MODE_0 /*!< System Flash memory mapped at 0x00000000 */ -#define LL_SYSCFG_REMAP_SRAM (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /*!< Embedded SRAM mapped at 0x00000000 */ -/** - * @} - */ - -#if defined(SYSCFG_CFGR1_IR_MOD) -/** @defgroup SYSTEM_LL_EC_IR_MOD SYSCFG IR Modulation - * @{ - */ -#define LL_SYSCFG_IR_MOD_TIM16 (SYSCFG_CFGR1_IR_MOD_0 & SYSCFG_CFGR1_IR_MOD_1) /*!< Timer16 is selected as IR Modulation enveloppe source */ -#define LL_SYSCFG_IR_MOD_USART1 (SYSCFG_CFGR1_IR_MOD_0) /*!< USART1 is selected as IR Modulation enveloppe source */ -#define LL_SYSCFG_IR_MOD_USART4 (SYSCFG_CFGR1_IR_MOD_1) /*!< USART4 is selected as IR Modulation enveloppe source */ -/** - * @} - */ - -#endif /* SYSCFG_CFGR1_IR_MOD */ - -#if defined(SYSCFG_CFGR1_USART1TX_DMA_RMP) || defined(SYSCFG_CFGR1_USART1RX_DMA_RMP) || defined(SYSCFG_CFGR1_USART2_DMA_RMP) || defined(SYSCFG_CFGR1_USART3_DMA_RMP) -/** @defgroup SYSTEM_LL_EC_USART1TX_RMP SYSCFG USART DMA Remap - * @{ - */ -#if defined (SYSCFG_CFGR1_USART1TX_DMA_RMP) -#define LL_SYSCFG_USART1TX_RMP_DMA1CH2 ((SYSCFG_CFGR1_USART1TX_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< USART1_TX DMA request mapped on DMA channel 2U */ -#define LL_SYSCFG_USART1TX_RMP_DMA1CH4 ((SYSCFG_CFGR1_USART1TX_DMA_RMP >> 8U) | SYSCFG_CFGR1_USART1TX_DMA_RMP) /*!< USART1_TX DMA request mapped on DMA channel 4U */ -#endif /*SYSCFG_CFGR1_USART1TX_DMA_RMP*/ -#if defined (SYSCFG_CFGR1_USART1RX_DMA_RMP) -#define LL_SYSCFG_USART1RX_RMP_DMA1CH3 ((SYSCFG_CFGR1_USART1RX_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< USART1_RX DMA request mapped on DMA channel 3U */ -#define LL_SYSCFG_USART1RX_RMP_DMA1CH5 ((SYSCFG_CFGR1_USART1RX_DMA_RMP >> 8U) | SYSCFG_CFGR1_USART1RX_DMA_RMP) /*!< USART1_RX DMA request mapped on DMA channel 5 */ -#endif /*SYSCFG_CFGR1_USART1RX_DMA_RMP*/ -#if defined (SYSCFG_CFGR1_USART2_DMA_RMP) -#define LL_SYSCFG_USART2_RMP_DMA1CH54 ((SYSCFG_CFGR1_USART2_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< USART2_RX and USART2_TX DMA requests mapped on DMA channel 5 and 4U respectively */ -#define LL_SYSCFG_USART2_RMP_DMA1CH67 ((SYSCFG_CFGR1_USART2_DMA_RMP >> 8U) | SYSCFG_CFGR1_USART2_DMA_RMP) /*!< USART2_RX and USART2_TX DMA requests mapped on DMA channel 6 and 7 respectively */ -#endif /*SYSCFG_CFGR1_USART2_DMA_RMP*/ -#if defined (SYSCFG_CFGR1_USART3_DMA_RMP) -#define LL_SYSCFG_USART3_RMP_DMA1CH67 ((SYSCFG_CFGR1_USART3_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< USART3_RX and USART3_TX DMA requests mapped on DMA channel 6 and 7 respectively */ -#define LL_SYSCFG_USART3_RMP_DMA1CH32 ((SYSCFG_CFGR1_USART3_DMA_RMP >> 8U) | SYSCFG_CFGR1_USART3_DMA_RMP) /*!< USART3_RX and USART3_TX DMA requests mapped on DMA channel 3U and 2U respectively */ -#endif /* SYSCFG_CFGR1_USART3_DMA_RMP */ -/** - * @} - */ -#endif /* SYSCFG_CFGR1_USART1TX_DMA_RMP || SYSCFG_CFGR1_USART1RX_DMA_RMP || SYSCFG_CFGR1_USART2_DMA_RMP || SYSCFG_CFGR1_USART3_DMA_RMP */ - -#if defined (SYSCFG_CFGR1_SPI2_DMA_RMP) -/** @defgroup SYSTEM_LL_EC_SPI2_RMP_DMA1 SYSCFG SPI2 DMA Remap - * @{ - */ -#define LL_SYSCFG_SPI2_RMP_DMA1_CH45 (uint32_t)0x00000000U /*!< SPI2_RX and SPI2_TX DMA requests mapped on DMA channel 4U and 5 respectively */ -#define LL_SYSCFG_SPI2_RMP_DMA1_CH67 SYSCFG_CFGR1_SPI2_DMA_RMP /*!< SPI2_RX and SPI2_TX DMA requests mapped on DMA channel 6 and 7 respectively */ -/** - * @} - */ - -#endif /*SYSCFG_CFGR1_SPI2_DMA_RMP*/ - -#if defined (SYSCFG_CFGR1_I2C1_DMA_RMP) -/** @defgroup SYSTEM_LL_EC_I2C1_RMP_DMA1 SYSCFG I2C1 DMA Remap - * @{ - */ -#define LL_SYSCFG_I2C1_RMP_DMA1_CH32 (uint32_t)0x00000000U /*!< I2C1_RX and I2C1_TX DMA requests mapped on DMA channel 3U and 2U respectively */ -#define LL_SYSCFG_I2C1_RMP_DMA1_CH76 SYSCFG_CFGR1_I2C1_DMA_RMP /*!< I2C1_RX and I2C1_TX DMA requests mapped on DMA channel 7 and 6 respectively */ -/** - * @} - */ - -#endif /*SYSCFG_CFGR1_I2C1_DMA_RMP*/ - -#if defined(SYSCFG_CFGR1_ADC_DMA_RMP) -/** @defgroup SYSTEM_LL_EC_ADC1_RMP_DMA1 SYSCFG ADC1 DMA Remap - * @{ - */ -#define LL_SYSCFG_ADC1_RMP_DMA1_CH1 (uint32_t)0x00000000U /*!< ADC DMA request mapped on DMA channel 1U */ -#define LL_SYSCFG_ADC1_RMP_DMA1_CH2 SYSCFG_CFGR1_ADC_DMA_RMP /*!< ADC DMA request mapped on DMA channel 2U */ -/** - * @} - */ - -#endif /* SYSCFG_CFGR1_ADC_DMA_RMP */ - -#if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) || defined(SYSCFG_CFGR1_TIM17_DMA_RMP) || defined(SYSCFG_CFGR1_TIM1_DMA_RMP) || defined(SYSCFG_CFGR1_TIM2_DMA_RMP) || defined(SYSCFG_CFGR1_TIM3_DMA_RMP) -/** @defgroup SYSTEM_LL_EC_TIM16_RMP_DMA1 SYSCFG TIM DMA Remap - * @{ - */ -#if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) -#if defined (SYSCFG_CFGR1_TIM16_DMA_RMP2) -#define LL_SYSCFG_TIM16_RMP_DMA1_CH3 (((SYSCFG_CFGR1_TIM16_DMA_RMP | SYSCFG_CFGR1_TIM16_DMA_RMP2) >> 8U) | (uint32_t)0x00000000U) /*!< TIM16_CH1 and TIM16_UP DMA requests mapped on DMA channel 3 */ -#define LL_SYSCFG_TIM16_RMP_DMA1_CH4 (((SYSCFG_CFGR1_TIM16_DMA_RMP | SYSCFG_CFGR1_TIM16_DMA_RMP2) >> 8U) | SYSCFG_CFGR1_TIM16_DMA_RMP) /*!< TIM16_CH1 and TIM16_UP DMA requests mapped on DMA channel 4 */ -#define LL_SYSCFG_TIM16_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM16_DMA_RMP2 >> 8U) | SYSCFG_CFGR1_TIM16_DMA_RMP2) /*!< TIM16_CH1 and TIM16_UP DMA requests mapped on DMA channel 6 */ -#else -#define LL_SYSCFG_TIM16_RMP_DMA1_CH3 ((SYSCFG_CFGR1_TIM16_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< TIM16_CH1 and TIM16_UP DMA requests mapped on DMA channel 3 */ -#define LL_SYSCFG_TIM16_RMP_DMA1_CH4 ((SYSCFG_CFGR1_TIM16_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM16_DMA_RMP) /*!< TIM16_CH1 and TIM16_UP DMA requests mapped on DMA channel 4 */ -#endif /* SYSCFG_CFGR1_TIM16_DMA_RMP2 */ -#endif /* SYSCFG_CFGR1_TIM16_DMA_RMP */ -#if defined(SYSCFG_CFGR1_TIM17_DMA_RMP) -#if defined (SYSCFG_CFGR1_TIM17_DMA_RMP2) -#define LL_SYSCFG_TIM17_RMP_DMA1_CH1 (((SYSCFG_CFGR1_TIM17_DMA_RMP | SYSCFG_CFGR1_TIM17_DMA_RMP2) >> 8U) | (uint32_t)0x00000000U) /*!< TIM17_CH1 and TIM17_UP DMA requests mapped on DMA channel 1 */ -#define LL_SYSCFG_TIM17_RMP_DMA1_CH2 (((SYSCFG_CFGR1_TIM17_DMA_RMP | SYSCFG_CFGR1_TIM17_DMA_RMP2) >> 8U) | SYSCFG_CFGR1_TIM17_DMA_RMP) /*!< TIM17_CH1 and TIM17_UP DMA requests mapped on DMA channel 2 */ -#define LL_SYSCFG_TIM17_RMP_DMA1_CH7 ((SYSCFG_CFGR1_TIM17_DMA_RMP2 >> 8U) | SYSCFG_CFGR1_TIM17_DMA_RMP2) /*!< TIM17_CH1 and TIM17_UP DMA requests mapped on DMA channel 7 */ -#else -#define LL_SYSCFG_TIM17_RMP_DMA1_CH1 ((SYSCFG_CFGR1_TIM17_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< TIM17_CH1 and TIM17_UP DMA requests mapped on DMA channel 1 */ -#define LL_SYSCFG_TIM17_RMP_DMA1_CH2 ((SYSCFG_CFGR1_TIM17_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM17_DMA_RMP) /*!< TIM17_CH1 and TIM17_UP DMA requests mapped on DMA channel 2 */ -#endif /* SYSCFG_CFGR1_TIM17_DMA_RMP2 */ -#endif /* SYSCFG_CFGR1_TIM17_DMA_RMP */ -#if defined (SYSCFG_CFGR1_TIM1_DMA_RMP) -#define LL_SYSCFG_TIM1_RMP_DMA1_CH234 ((SYSCFG_CFGR1_TIM1_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< TIM1_CH1, TIM1_CH2 and TIM1_CH3 DMA requests mapped on DMAchannel 2, 3 and 4 respectively */ -#define LL_SYSCFG_TIM1_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM1_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM1_DMA_RMP) /*!< TIM1_CH1, TIM1_CH2 and TIM1_CH3 DMA requests mapped on DMA channel 6 */ -#endif /*SYSCFG_CFGR1_TIM1_DMA_RMP*/ -#if defined (SYSCFG_CFGR1_TIM2_DMA_RMP) -#define LL_SYSCFG_TIM2_RMP_DMA1_CH34 ((SYSCFG_CFGR1_TIM2_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< TIM2_CH2 and TIM2_CH4 DMA requests mapped on DMA channel 3 and 4 respectively */ -#define LL_SYSCFG_TIM2_RMP_DMA1_CH7 ((SYSCFG_CFGR1_TIM2_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM2_DMA_RMP) /*!< TIM2_CH2 and TIM2_CH4 DMA requests mapped on DMA channel 7 */ -#endif /*SYSCFG_CFGR1_TIM2_DMA_RMP*/ -#if defined (SYSCFG_CFGR1_TIM3_DMA_RMP) -#define LL_SYSCFG_TIM3_RMP_DMA1_CH4 ((SYSCFG_CFGR1_TIM3_DMA_RMP >> 8U) | (uint32_t)0x00000000U) /*!< TIM3_CH1 and TIM3_TRIG DMA requests mapped on DMA channel 4 */ -#define LL_SYSCFG_TIM3_RMP_DMA1_CH6 ((SYSCFG_CFGR1_TIM3_DMA_RMP >> 8U) | SYSCFG_CFGR1_TIM3_DMA_RMP) /*!< TIM3_CH1 and TIM3_TRIG DMA requests mapped on DMA channel 6 */ -#endif /*SYSCFG_CFGR1_TIM3_DMA_RMP*/ -/** - * @} - */ - -#endif /* SYSCFG_CFGR1_TIM16_DMA_RMP || SYSCFG_CFGR1_TIM17_DMA_RMP || SYSCFG_CFGR1_TIM1_DMA_RMP || SYSCFG_CFGR1_TIM2_DMA_RMP || SYSCFG_CFGR1_TIM3_DMA_RMP */ - -/** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS - * @{ - */ -#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_FMP_PB6 /*!< I2C PB6 Fast mode plus */ -#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_FMP_PB7 /*!< I2C PB7 Fast mode plus */ -#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_FMP_PB8 /*!< I2C PB8 Fast mode plus */ -#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_FMP_PB9 /*!< I2C PB9 Fast mode plus */ -#if defined(SYSCFG_CFGR1_I2C_FMP_I2C1) -#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C_FMP_I2C1 /*!< Enable Fast Mode Plus on PB10, PB11, PF6 and PF7 */ -#endif /*SYSCFG_CFGR1_I2C_FMP_I2C1*/ -#if defined(SYSCFG_CFGR1_I2C_FMP_I2C2) -#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C_FMP_I2C2 /*!< Enable I2C2 Fast mode plus */ -#endif /*SYSCFG_CFGR1_I2C_FMP_I2C2*/ -#if defined(SYSCFG_CFGR1_I2C_FMP_PA9) -#define LL_SYSCFG_I2C_FASTMODEPLUS_PA9 SYSCFG_CFGR1_I2C_FMP_PA9 /*!< Enable Fast Mode Plus on PA9 */ -#endif /*SYSCFG_CFGR1_I2C_FMP_PA9*/ -#if defined(SYSCFG_CFGR1_I2C_FMP_PA10) -#define LL_SYSCFG_I2C_FASTMODEPLUS_PA10 SYSCFG_CFGR1_I2C_FMP_PA10 /*!< Enable Fast Mode Plus on PA10 */ -#endif /*SYSCFG_CFGR1_I2C_FMP_PA10*/ -/** - * @} - */ - -/** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT - * @{ - */ -#define LL_SYSCFG_EXTI_PORTA (uint32_t)0U /*!< EXTI PORT A */ -#define LL_SYSCFG_EXTI_PORTB (uint32_t)1U /*!< EXTI PORT B */ -#define LL_SYSCFG_EXTI_PORTC (uint32_t)2U /*!< EXTI PORT C */ -#if defined(GPIOD_BASE) -#define LL_SYSCFG_EXTI_PORTD (uint32_t)3U /*!< EXTI PORT D */ -#endif /*GPIOD_BASE*/ -#if defined(GPIOE_BASE) -#define LL_SYSCFG_EXTI_PORTE (uint32_t)4U /*!< EXTI PORT E */ -#endif /*GPIOE_BASE*/ -#define LL_SYSCFG_EXTI_PORTF (uint32_t)5U /*!< EXTI PORT F */ -/** - * @} - */ - -/** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE - * @{ - */ -#define LL_SYSCFG_EXTI_LINE0 (uint32_t)(0U << 16U | 0U) /*!< EXTI_POSITION_0 | EXTICR[0] */ -#define LL_SYSCFG_EXTI_LINE1 (uint32_t)(4U << 16U | 0U) /*!< EXTI_POSITION_4 | EXTICR[0] */ -#define LL_SYSCFG_EXTI_LINE2 (uint32_t)(8U << 16U | 0U) /*!< EXTI_POSITION_8 | EXTICR[0] */ -#define LL_SYSCFG_EXTI_LINE3 (uint32_t)(12U << 16U | 0U) /*!< EXTI_POSITION_12 | EXTICR[0] */ -#define LL_SYSCFG_EXTI_LINE4 (uint32_t)(0U << 16U | 1U) /*!< EXTI_POSITION_0 | EXTICR[1] */ -#define LL_SYSCFG_EXTI_LINE5 (uint32_t)(4U << 16U | 1U) /*!< EXTI_POSITION_4 | EXTICR[1] */ -#define LL_SYSCFG_EXTI_LINE6 (uint32_t)(8U << 16U | 1U) /*!< EXTI_POSITION_8 | EXTICR[1] */ -#define LL_SYSCFG_EXTI_LINE7 (uint32_t)(12U << 16U | 1U) /*!< EXTI_POSITION_12 | EXTICR[1] */ -#define LL_SYSCFG_EXTI_LINE8 (uint32_t)(0U << 16U | 2U) /*!< EXTI_POSITION_0 | EXTICR[2] */ -#define LL_SYSCFG_EXTI_LINE9 (uint32_t)(4U << 16U | 2U) /*!< EXTI_POSITION_4 | EXTICR[2] */ -#define LL_SYSCFG_EXTI_LINE10 (uint32_t)(8U << 16U | 2U) /*!< EXTI_POSITION_8 | EXTICR[2] */ -#define LL_SYSCFG_EXTI_LINE11 (uint32_t)(12U << 16U | 2U) /*!< EXTI_POSITION_12 | EXTICR[2] */ -#define LL_SYSCFG_EXTI_LINE12 (uint32_t)(0U << 16U | 3U) /*!< EXTI_POSITION_0 | EXTICR[3] */ -#define LL_SYSCFG_EXTI_LINE13 (uint32_t)(4U << 16U | 3U) /*!< EXTI_POSITION_4 | EXTICR[3] */ -#define LL_SYSCFG_EXTI_LINE14 (uint32_t)(8U << 16U | 3U) /*!< EXTI_POSITION_8 | EXTICR[3] */ -#define LL_SYSCFG_EXTI_LINE15 (uint32_t)(12U << 16U | 3U) /*!< EXTI_POSITION_12 | EXTICR[3] */ -/** - * @} - */ - -/** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK - * @{ - */ -#if defined(SYSCFG_CFGR2_PVD_LOCK) -#define LL_SYSCFG_TIMBREAK_PVD SYSCFG_CFGR2_PVD_LOCK /*!< Enables and locks the PVD connection - with TIM1/15/16U/17 Break Input and also - the PVDE and PLS bits of the Power Control Interface */ -#endif /*SYSCFG_CFGR2_PVD_LOCK*/ -#define LL_SYSCFG_TIMBREAK_SRAM_PARITY SYSCFG_CFGR2_SRAM_PARITY_LOCK /*!< Enables and locks the SRAM_PARITY error signal - with Break Input of TIM1/15/16/17 */ -#define LL_SYSCFG_TIMBREAK_LOCKUP SYSCFG_CFGR2_LOCKUP_LOCK /*!< Enables and locks the LOCKUP (Hardfault) output of - CortexM0 with Break Input of TIM1/15/16/17 */ -/** - * @} - */ - -/** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP - * @{ - */ -#if defined(DBGMCU_APB1_FZ_DBG_TIM2_STOP) -#define LL_DBGMCU_APB1_GRP1_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP /*!< TIM2 counter stopped when core is halted */ -#endif /*DBGMCU_APB1_FZ_DBG_TIM2_STOP*/ -#define LL_DBGMCU_APB1_GRP1_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP /*!< TIM3 counter stopped when core is halted */ -#if defined(DBGMCU_APB1_FZ_DBG_TIM6_STOP) -#define LL_DBGMCU_APB1_GRP1_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP /*!< TIM6 counter stopped when core is halted */ -#endif /*DBGMCU_APB1_FZ_DBG_TIM6_STOP*/ -#if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP) -#define LL_DBGMCU_APB1_GRP1_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP /*!< TIM7 counter stopped when core is halted */ -#endif /*DBGMCU_APB1_FZ_DBG_TIM7_STOP*/ -#define LL_DBGMCU_APB1_GRP1_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP /*!< TIM14 counter stopped when core is halted */ -#define LL_DBGMCU_APB1_GRP1_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP /*!< RTC Calendar frozen when core is halted */ -#define LL_DBGMCU_APB1_GRP1_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP /*!< Debug Window Watchdog stopped when Core is halted */ -#define LL_DBGMCU_APB1_GRP1_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP /*!< Debug Independent Watchdog stopped when Core is halted */ -#define LL_DBGMCU_APB1_GRP1_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS timeout mode stopped when Core is halted */ -#if defined(DBGMCU_APB1_FZ_DBG_CAN_STOP) -#define LL_DBGMCU_APB1_GRP1_CAN_STOP DBGMCU_APB1_FZ_DBG_CAN_STOP /*!< CAN debug stopped when Core is halted */ -#endif /*DBGMCU_APB1_FZ_DBG_CAN_STOP*/ -/** - * @} - */ - -/** @defgroup SYSTEM_LL_EC_APB1 GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP - * @{ - */ -#define LL_DBGMCU_APB1_GRP2_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP /*!< TIM1 counter stopped when core is halted */ -#if defined(DBGMCU_APB2_FZ_DBG_TIM15_STOP) -#define LL_DBGMCU_APB1_GRP2_TIM15_STOP DBGMCU_APB2_FZ_DBG_TIM15_STOP /*!< TIM15 counter stopped when core is halted */ -#endif /*DBGMCU_APB2_FZ_DBG_TIM15_STOP*/ -#define LL_DBGMCU_APB1_GRP2_TIM16_STOP DBGMCU_APB2_FZ_DBG_TIM16_STOP /*!< TIM16 counter stopped when core is halted */ -#define LL_DBGMCU_APB1_GRP2_TIM17_STOP DBGMCU_APB2_FZ_DBG_TIM17_STOP /*!< TIM17 counter stopped when core is halted */ -/** - * @} - */ - -/** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY - * @{ - */ -#define LL_FLASH_LATENCY_0 0x00000000U /*!< FLASH Zero Latency cycle */ -#define LL_FLASH_LATENCY_1 FLASH_ACR_LATENCY /*!< FLASH One Latency cycle */ -/** - * @} - */ - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions - * @{ - */ - -/** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG - * @{ - */ - -/** - * @brief Set memory mapping at address 0x00000000 - * @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_SetRemapMemory - * @param Memory This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_REMAP_FLASH - * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH - * @arg @ref LL_SYSCFG_REMAP_SRAM - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory) -{ - MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory); -} - -/** - * @brief Get memory mapping at address 0x00000000 - * @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_GetRemapMemory - * @retval Returned value can be one of the following values: - * @arg @ref LL_SYSCFG_REMAP_FLASH - * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH - * @arg @ref LL_SYSCFG_REMAP_SRAM - */ -__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void) -{ - return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE)); -} - -#if defined(SYSCFG_CFGR1_IR_MOD) -/** - * @brief Set IR Modulation Envelope signal source. - * @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_SetIRModEnvelopeSignal - * @param Source This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_IR_MOD_TIM16 - * @arg @ref LL_SYSCFG_IR_MOD_USART1 - * @arg @ref LL_SYSCFG_IR_MOD_USART4 - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source) -{ - MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD, Source); -} - -/** - * @brief Get IR Modulation Envelope signal source. - * @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_GetIRModEnvelopeSignal - * @retval Returned value can be one of the following values: - * @arg @ref LL_SYSCFG_IR_MOD_TIM16 - * @arg @ref LL_SYSCFG_IR_MOD_USART1 - * @arg @ref LL_SYSCFG_IR_MOD_USART4 - */ -__STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void) -{ - return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD)); -} -#endif /* SYSCFG_CFGR1_IR_MOD */ - -#if defined(SYSCFG_CFGR1_USART1TX_DMA_RMP) || defined(SYSCFG_CFGR1_USART1RX_DMA_RMP) || defined(SYSCFG_CFGR1_USART2_DMA_RMP) || defined(SYSCFG_CFGR1_USART3_DMA_RMP) -/** - * @brief Set DMA request remapping bits for USART - * @rmtoll SYSCFG_CFGR1 USART1TX_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - * SYSCFG_CFGR1 USART1RX_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - * SYSCFG_CFGR1 USART2_DMA_RMP LL_SYSCFG_SetRemapDMA_USART\n - * SYSCFG_CFGR1 USART3_DMA_RMP LL_SYSCFG_SetRemapDMA_USART - * @param Remap This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_USART1TX_RMP_DMA1CH2 (*) - * @arg @ref LL_SYSCFG_USART1TX_RMP_DMA1CH4 (*) - * @arg @ref LL_SYSCFG_USART1RX_RMP_DMA1CH3 (*) - * @arg @ref LL_SYSCFG_USART1RX_RMP_DMA1CH5 (*) - * @arg @ref LL_SYSCFG_USART2_RMP_DMA1CH54 (*) - * @arg @ref LL_SYSCFG_USART2_RMP_DMA1CH67 (*) - * @arg @ref LL_SYSCFG_USART3_RMP_DMA1CH67 (*) - * @arg @ref LL_SYSCFG_USART3_RMP_DMA1CH32 (*) - * - * (*) value not defined in all devices. - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_USART(uint32_t Remap) -{ - MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF00FFU) << 8U, (Remap & 0xFF00FF00U)); -} -#endif /* SYSCFG_CFGR1_USART1TX_DMA_RMP || SYSCFG_CFGR1_USART1RX_DMA_RMP || SYSCFG_CFGR1_USART2_DMA_RMP || SYSCFG_CFGR1_USART3_DMA_RMP */ - -#if defined(SYSCFG_CFGR1_SPI2_DMA_RMP) -/** - * @brief Set DMA request remapping bits for SPI - * @rmtoll SYSCFG_CFGR1 SPI2_DMA_RMP LL_SYSCFG_SetRemapDMA_SPI - * @param Remap This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_SPI2_RMP_DMA1_CH45 - * @arg @ref LL_SYSCFG_SPI2_RMP_DMA1_CH67 - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap) -{ - MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_SPI2_DMA_RMP, Remap); -} -#endif /* SYSCFG_CFGR1_SPI2_DMA_RMP */ - -#if defined(SYSCFG_CFGR1_I2C1_DMA_RMP) -/** - * @brief Set DMA request remapping bits for I2C - * @rmtoll SYSCFG_CFGR1 I2C1_DMA_RMP LL_SYSCFG_SetRemapDMA_I2C - * @param Remap This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_I2C1_RMP_DMA1_CH32 - * @arg @ref LL_SYSCFG_I2C1_RMP_DMA1_CH76 - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap) -{ - MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_I2C1_DMA_RMP, Remap); -} -#endif /* SYSCFG_CFGR1_I2C1_DMA_RMP */ - -#if defined(SYSCFG_CFGR1_ADC_DMA_RMP) -/** - * @brief Set DMA request remapping bits for ADC - * @rmtoll SYSCFG_CFGR1 ADC_DMA_RMP LL_SYSCFG_SetRemapDMA_ADC - * @param Remap This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_ADC1_RMP_DMA1_CH1 - * @arg @ref LL_SYSCFG_ADC1_RMP_DMA1_CH2 - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap) -{ - MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_ADC_DMA_RMP, Remap); -} -#endif /* SYSCFG_CFGR1_ADC_DMA_RMP */ - -#if defined(SYSCFG_CFGR1_TIM16_DMA_RMP) || defined(SYSCFG_CFGR1_TIM17_DMA_RMP) || defined(SYSCFG_CFGR1_TIM1_DMA_RMP) || defined(SYSCFG_CFGR1_TIM2_DMA_RMP) || defined(SYSCFG_CFGR1_TIM3_DMA_RMP) -/** - * @brief Set DMA request remapping bits for TIM - * @rmtoll SYSCFG_CFGR1 TIM16_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - * SYSCFG_CFGR1 TIM17_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - * SYSCFG_CFGR1 TIM16_DMA_RMP2 LL_SYSCFG_SetRemapDMA_TIM\n - * SYSCFG_CFGR1 TIM17_DMA_RMP2 LL_SYSCFG_SetRemapDMA_TIM\n - * SYSCFG_CFGR1 TIM1_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - * SYSCFG_CFGR1 TIM2_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM\n - * SYSCFG_CFGR1 TIM3_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM - * @param Remap This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH3 (*) - * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH4 (*) - * @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH6 (*) - * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH1 (*) - * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH2 (*) - * @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH7 (*) - * @arg @ref LL_SYSCFG_TIM1_RMP_DMA1_CH234 (*) - * @arg @ref LL_SYSCFG_TIM1_RMP_DMA1_CH6 (*) - * @arg @ref LL_SYSCFG_TIM2_RMP_DMA1_CH34 (*) - * @arg @ref LL_SYSCFG_TIM2_RMP_DMA1_CH7 (*) - * @arg @ref LL_SYSCFG_TIM3_RMP_DMA1_CH4 (*) - * @arg @ref LL_SYSCFG_TIM3_RMP_DMA1_CH6 (*) - * - * (*) value not defined in all devices. - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap) -{ - MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF00FFU) << 8U, (Remap & 0xFF00FF00U)); -} -#endif /* SYSCFG_CFGR1_TIM16_DMA_RMP || SYSCFG_CFGR1_TIM17_DMA_RMP || SYSCFG_CFGR1_TIM1_DMA_RMP || SYSCFG_CFGR1_TIM2_DMA_RMP || SYSCFG_CFGR1_TIM3_DMA_RMP */ - -#if defined(SYSCFG_CFGR1_PA11_PA12_RMP) -/** - * @brief Enable PIN pair PA11/12 mapped instead of PA9/10 (control the mapping of either - * PA9/10 or PA11/12 pin pair on small pin-count packages) - * @rmtoll SYSCFG_CFGR1 PA11_PA12_RMP LL_SYSCFG_EnablePinRemap - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_EnablePinRemap(void) -{ - SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_PA11_PA12_RMP); -} - -/** - * @brief Disable PIN pair PA11/12 mapped instead of PA9/10 (control the mapping of either - * PA9/10 or PA11/12 pin pair on small pin-count packages) - * @rmtoll SYSCFG_CFGR1 PA11_PA12_RMP LL_SYSCFG_DisablePinRemap - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_DisablePinRemap(void) -{ - CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_PA11_PA12_RMP); -} -#endif /* SYSCFG_CFGR1_PA11_PA12_RMP */ - -/** - * @brief Enable the I2C fast mode plus driving capability. - * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_EnableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_EnableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_EnableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_EnableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_EnableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_EnableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_EnableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_EnableFastModePlus - * @param ConfigFastModePlus This parameter can be a combination of the following values: - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*) - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*) - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*) - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus) -{ - SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus); -} - -/** - * @brief Disable the I2C fast mode plus driving capability. - * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_DisableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_DisableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_DisableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_DisableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_DisableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_DisableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_DisableFastModePlus\n - * SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_DisableFastModePlus - * @param ConfigFastModePlus This parameter can be a combination of the following values: - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*) - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*) - * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*) - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus) -{ - CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus); -} - -/** - * @brief Configure source input for the EXTI external interrupt. - * @rmtoll SYSCFG_EXTICR1 EXTI0 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR1 EXTI1 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR1 EXTI2 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR1 EXTI3 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR2 EXTI4 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR2 EXTI5 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR2 EXTI6 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR2 EXTI7 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR3 EXTI8 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR3 EXTI9 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR3 EXTI10 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR3 EXTI11 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR4 EXTI12 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR4 EXTI13 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR4 EXTI14 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR4 EXTI15 LL_SYSCFG_SetEXTISource - * @param Port This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_EXTI_PORTA - * @arg @ref LL_SYSCFG_EXTI_PORTB - * @arg @ref LL_SYSCFG_EXTI_PORTC - * @arg @ref LL_SYSCFG_EXTI_PORTD (*) - * @arg @ref LL_SYSCFG_EXTI_PORTE (*) - * @arg @ref LL_SYSCFG_EXTI_PORTF - * - * (*) value not defined in all devices - * @param Line This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_EXTI_LINE0 - * @arg @ref LL_SYSCFG_EXTI_LINE1 - * @arg @ref LL_SYSCFG_EXTI_LINE2 - * @arg @ref LL_SYSCFG_EXTI_LINE3 - * @arg @ref LL_SYSCFG_EXTI_LINE4 - * @arg @ref LL_SYSCFG_EXTI_LINE5 - * @arg @ref LL_SYSCFG_EXTI_LINE6 - * @arg @ref LL_SYSCFG_EXTI_LINE7 - * @arg @ref LL_SYSCFG_EXTI_LINE8 - * @arg @ref LL_SYSCFG_EXTI_LINE9 - * @arg @ref LL_SYSCFG_EXTI_LINE10 - * @arg @ref LL_SYSCFG_EXTI_LINE11 - * @arg @ref LL_SYSCFG_EXTI_LINE12 - * @arg @ref LL_SYSCFG_EXTI_LINE13 - * @arg @ref LL_SYSCFG_EXTI_LINE14 - * @arg @ref LL_SYSCFG_EXTI_LINE15 - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line) -{ - MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16)); -} - -/** - * @brief Get the configured defined for specific EXTI Line - * @rmtoll SYSCFG_EXTICR1 EXTI0 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR1 EXTI1 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR1 EXTI2 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR1 EXTI3 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR2 EXTI4 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR2 EXTI5 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR2 EXTI6 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR2 EXTI7 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR3 EXTI8 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR3 EXTI9 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR3 EXTI10 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR3 EXTI11 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR4 EXTI12 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR4 EXTI13 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR4 EXTI14 LL_SYSCFG_SetEXTISource\n - * SYSCFG_EXTICR4 EXTI15 LL_SYSCFG_SetEXTISource - * @param Line This parameter can be one of the following values: - * @arg @ref LL_SYSCFG_EXTI_LINE0 - * @arg @ref LL_SYSCFG_EXTI_LINE1 - * @arg @ref LL_SYSCFG_EXTI_LINE2 - * @arg @ref LL_SYSCFG_EXTI_LINE3 - * @arg @ref LL_SYSCFG_EXTI_LINE4 - * @arg @ref LL_SYSCFG_EXTI_LINE5 - * @arg @ref LL_SYSCFG_EXTI_LINE6 - * @arg @ref LL_SYSCFG_EXTI_LINE7 - * @arg @ref LL_SYSCFG_EXTI_LINE8 - * @arg @ref LL_SYSCFG_EXTI_LINE9 - * @arg @ref LL_SYSCFG_EXTI_LINE10 - * @arg @ref LL_SYSCFG_EXTI_LINE11 - * @arg @ref LL_SYSCFG_EXTI_LINE12 - * @arg @ref LL_SYSCFG_EXTI_LINE13 - * @arg @ref LL_SYSCFG_EXTI_LINE14 - * @arg @ref LL_SYSCFG_EXTI_LINE15 - * @retval Returned value can be one of the following values: - * @arg @ref LL_SYSCFG_EXTI_PORTA - * @arg @ref LL_SYSCFG_EXTI_PORTB - * @arg @ref LL_SYSCFG_EXTI_PORTC - * @arg @ref LL_SYSCFG_EXTI_PORTD (*) - * @arg @ref LL_SYSCFG_EXTI_PORTE (*) - * @arg @ref LL_SYSCFG_EXTI_PORTF - * - * (*) value not defined in all devices - */ -__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line) -{ - return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (SYSCFG_EXTICR1_EXTI0 << (Line >> 16))) >> (Line >> 16)); -} - -#if defined(SYSCFG_ITLINE0_SR_EWDG) -/** - * @brief Check if Window watchdog interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE0 SR_EWDG LL_SYSCFG_IsActiveFlag_WWDG - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[0], SYSCFG_ITLINE0_SR_EWDG) == (SYSCFG_ITLINE0_SR_EWDG)); -} -#endif /* SYSCFG_ITLINE0_SR_EWDG */ - -#if defined(SYSCFG_ITLINE1_SR_PVDOUT) -/** - * @brief Check if PVD supply monitoring interrupt occurred or not (EXTI line 16). - * @rmtoll SYSCFG_ITLINE1 SR_PVDOUT LL_SYSCFG_IsActiveFlag_PVDOUT - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVDOUT) == (SYSCFG_ITLINE1_SR_PVDOUT)); -} -#endif /* SYSCFG_ITLINE1_SR_PVDOUT */ - -#if defined(SYSCFG_ITLINE1_SR_VDDIO2) -/** - * @brief Check if VDDIO2 supply monitoring interrupt occurred or not (EXTI line 31). - * @rmtoll SYSCFG_ITLINE1 SR_VDDIO2 LL_SYSCFG_IsActiveFlag_VDDIO2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_VDDIO2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_VDDIO2) == (SYSCFG_ITLINE1_SR_VDDIO2)); -} -#endif /* SYSCFG_ITLINE1_SR_VDDIO2 */ - -#if defined(SYSCFG_ITLINE2_SR_RTC_WAKEUP) -/** - * @brief Check if RTC Wake Up interrupt occurred or not (EXTI line 20). - * @rmtoll SYSCFG_ITLINE2 SR_RTC_WAKEUP LL_SYSCFG_IsActiveFlag_RTC_WAKEUP - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_WAKEUP) == (SYSCFG_ITLINE2_SR_RTC_WAKEUP)); -} -#endif /* SYSCFG_ITLINE2_SR_RTC_WAKEUP */ - -#if defined(SYSCFG_ITLINE2_SR_RTC_TSTAMP) -/** - * @brief Check if RTC Tamper and TimeStamp interrupt occurred or not (EXTI line 19). - * @rmtoll SYSCFG_ITLINE2 SR_RTC_TSTAMP LL_SYSCFG_IsActiveFlag_RTC_TSTAMP - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_TSTAMP(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_TSTAMP) == (SYSCFG_ITLINE2_SR_RTC_TSTAMP)); -} -#endif /* SYSCFG_ITLINE2_SR_RTC_TSTAMP */ - -#if defined(SYSCFG_ITLINE2_SR_RTC_ALRA) -/** - * @brief Check if RTC Alarm interrupt occurred or not (EXTI line 17). - * @rmtoll SYSCFG_ITLINE2 SR_RTC_ALRA LL_SYSCFG_IsActiveFlag_RTC_ALRA - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_ALRA(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC_ALRA) == (SYSCFG_ITLINE2_SR_RTC_ALRA)); -} -#endif /* SYSCFG_ITLINE2_SR_RTC_ALRA */ - -#if defined(SYSCFG_ITLINE3_SR_FLASH_ITF) -/** - * @brief Check if Flash interface interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ITF LL_SYSCFG_IsActiveFlag_FLASH_ITF - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ITF) == (SYSCFG_ITLINE3_SR_FLASH_ITF)); -} -#endif /* SYSCFG_ITLINE3_SR_FLASH_ITF */ - -#if defined(SYSCFG_ITLINE4_SR_CRS) -/** - * @brief Check if Clock recovery system interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE4 SR_CRS LL_SYSCFG_IsActiveFlag_CRS - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CRS) == (SYSCFG_ITLINE4_SR_CRS)); -} -#endif /* SYSCFG_ITLINE4_SR_CRS */ - -#if defined(SYSCFG_ITLINE4_SR_CLK_CTRL) -/** - * @brief Check if Reset and clock control interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE4 SR_CLK_CTRL LL_SYSCFG_IsActiveFlag_CLK_CTRL - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CLK_CTRL) == (SYSCFG_ITLINE4_SR_CLK_CTRL)); -} -#endif /* SYSCFG_ITLINE4_SR_CLK_CTRL */ - -#if defined(SYSCFG_ITLINE5_SR_EXTI0) -/** - * @brief Check if EXTI line 0 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE5 SR_EXTI0 LL_SYSCFG_IsActiveFlag_EXTI0 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI0) == (SYSCFG_ITLINE5_SR_EXTI0)); -} -#endif /* SYSCFG_ITLINE5_SR_EXTI0 */ - -#if defined(SYSCFG_ITLINE5_SR_EXTI1) -/** - * @brief Check if EXTI line 1 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE5 SR_EXTI1 LL_SYSCFG_IsActiveFlag_EXTI1 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI1) == (SYSCFG_ITLINE5_SR_EXTI1)); -} -#endif /* SYSCFG_ITLINE5_SR_EXTI1 */ - -#if defined(SYSCFG_ITLINE6_SR_EXTI2) -/** - * @brief Check if EXTI line 2 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE6 SR_EXTI2 LL_SYSCFG_IsActiveFlag_EXTI2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI2) == (SYSCFG_ITLINE6_SR_EXTI2)); -} -#endif /* SYSCFG_ITLINE6_SR_EXTI2 */ - -#if defined(SYSCFG_ITLINE6_SR_EXTI3) -/** - * @brief Check if EXTI line 3 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE6 SR_EXTI3 LL_SYSCFG_IsActiveFlag_EXTI3 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI3) == (SYSCFG_ITLINE6_SR_EXTI3)); -} -#endif /* SYSCFG_ITLINE6_SR_EXTI3 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI4) -/** - * @brief Check if EXTI line 4 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI4 LL_SYSCFG_IsActiveFlag_EXTI4 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI4) == (SYSCFG_ITLINE7_SR_EXTI4)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI4 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI5) -/** - * @brief Check if EXTI line 5 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI5 LL_SYSCFG_IsActiveFlag_EXTI5 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI5) == (SYSCFG_ITLINE7_SR_EXTI5)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI5 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI6) -/** - * @brief Check if EXTI line 6 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI6 LL_SYSCFG_IsActiveFlag_EXTI6 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI6) == (SYSCFG_ITLINE7_SR_EXTI6)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI6 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI7) -/** - * @brief Check if EXTI line 7 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI7 LL_SYSCFG_IsActiveFlag_EXTI7 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI7) == (SYSCFG_ITLINE7_SR_EXTI7)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI7 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI8) -/** - * @brief Check if EXTI line 8 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI8 LL_SYSCFG_IsActiveFlag_EXTI8 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI8) == (SYSCFG_ITLINE7_SR_EXTI8)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI8 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI9) -/** - * @brief Check if EXTI line 9 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI9 LL_SYSCFG_IsActiveFlag_EXTI9 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI9) == (SYSCFG_ITLINE7_SR_EXTI9)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI9 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI10) -/** - * @brief Check if EXTI line 10 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI10 LL_SYSCFG_IsActiveFlag_EXTI10 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI10) == (SYSCFG_ITLINE7_SR_EXTI10)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI10 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI11) -/** - * @brief Check if EXTI line 11 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI11 LL_SYSCFG_IsActiveFlag_EXTI11 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI11) == (SYSCFG_ITLINE7_SR_EXTI11)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI11 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI12) -/** - * @brief Check if EXTI line 12 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI12 LL_SYSCFG_IsActiveFlag_EXTI12 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI12) == (SYSCFG_ITLINE7_SR_EXTI12)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI12 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI13) -/** - * @brief Check if EXTI line 13 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI13 LL_SYSCFG_IsActiveFlag_EXTI13 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI13) == (SYSCFG_ITLINE7_SR_EXTI13)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI13 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI14) -/** - * @brief Check if EXTI line 14 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI14 LL_SYSCFG_IsActiveFlag_EXTI14 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI14) == (SYSCFG_ITLINE7_SR_EXTI14)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI14 */ - -#if defined(SYSCFG_ITLINE7_SR_EXTI15) -/** - * @brief Check if EXTI line 15 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE7 SR_EXTI15 LL_SYSCFG_IsActiveFlag_EXTI15 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI15) == (SYSCFG_ITLINE7_SR_EXTI15)); -} -#endif /* SYSCFG_ITLINE7_SR_EXTI15 */ - -#if defined(SYSCFG_ITLINE8_SR_TSC_EOA) -/** - * @brief Check if Touch sensing controller end of acquisition interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE8 SR_TSC_EOA LL_SYSCFG_IsActiveFlag_TSC_EOA - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_EOA(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_TSC_EOA) == (SYSCFG_ITLINE8_SR_TSC_EOA)); -} -#endif /* SYSCFG_ITLINE8_SR_TSC_EOA */ - -#if defined(SYSCFG_ITLINE8_SR_TSC_MCE) -/** - * @brief Check if Touch sensing controller max counterror interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE8 SR_TSC_MCE LL_SYSCFG_IsActiveFlag_TSC_MCE - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_MCE(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_TSC_MCE) == (SYSCFG_ITLINE8_SR_TSC_MCE)); -} -#endif /* SYSCFG_ITLINE8_SR_TSC_MCE */ - -#if defined(SYSCFG_ITLINE9_SR_DMA1_CH1) -/** - * @brief Check if DMA1 channel 1 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE9 SR_DMA1_CH1 LL_SYSCFG_IsActiveFlag_DMA1_CH1 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[9], SYSCFG_ITLINE9_SR_DMA1_CH1) == (SYSCFG_ITLINE9_SR_DMA1_CH1)); -} -#endif /* SYSCFG_ITLINE9_SR_DMA1_CH1 */ - -#if defined(SYSCFG_ITLINE10_SR_DMA1_CH2) -/** - * @brief Check if DMA1 channel 2 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH2 LL_SYSCFG_IsActiveFlag_DMA1_CH2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH2) == (SYSCFG_ITLINE10_SR_DMA1_CH2)); -} -#endif /* SYSCFG_ITLINE10_SR_DMA1_CH2 */ - -#if defined(SYSCFG_ITLINE10_SR_DMA1_CH3) -/** - * @brief Check if DMA1 channel 3 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH3 LL_SYSCFG_IsActiveFlag_DMA1_CH3 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH3) == (SYSCFG_ITLINE10_SR_DMA1_CH3)); -} -#endif /* SYSCFG_ITLINE10_SR_DMA1_CH3 */ - -#if defined(SYSCFG_ITLINE10_SR_DMA2_CH1) -/** - * @brief Check if DMA2 channel 1 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE10 SR_DMA2_CH1 LL_SYSCFG_IsActiveFlag_DMA2_CH1 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA2_CH1) == (SYSCFG_ITLINE10_SR_DMA2_CH1)); -} -#endif /* SYSCFG_ITLINE10_SR_DMA2_CH1 */ - -#if defined(SYSCFG_ITLINE10_SR_DMA2_CH2) -/** - * @brief Check if DMA2 channel 2 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE10 SR_DMA2_CH2 LL_SYSCFG_IsActiveFlag_DMA2_CH2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA2_CH2) == (SYSCFG_ITLINE10_SR_DMA2_CH2)); -} -#endif /* SYSCFG_ITLINE10_SR_DMA2_CH2 */ - -#if defined(SYSCFG_ITLINE11_SR_DMA1_CH4) -/** - * @brief Check if DMA1 channel 4 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH4 LL_SYSCFG_IsActiveFlag_DMA1_CH4 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH4) == (SYSCFG_ITLINE11_SR_DMA1_CH4)); -} -#endif /* SYSCFG_ITLINE11_SR_DMA1_CH4 */ - -#if defined(SYSCFG_ITLINE11_SR_DMA1_CH5) -/** - * @brief Check if DMA1 channel 5 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH5 LL_SYSCFG_IsActiveFlag_DMA1_CH5 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH5) == (SYSCFG_ITLINE11_SR_DMA1_CH5)); -} -#endif /* SYSCFG_ITLINE11_SR_DMA1_CH5 */ - -#if defined(SYSCFG_ITLINE11_SR_DMA1_CH6) -/** - * @brief Check if DMA1 channel 6 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH6 LL_SYSCFG_IsActiveFlag_DMA1_CH6 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH6) == (SYSCFG_ITLINE11_SR_DMA1_CH6)); -} -#endif /* SYSCFG_ITLINE11_SR_DMA1_CH6 */ - -#if defined(SYSCFG_ITLINE11_SR_DMA1_CH7) -/** - * @brief Check if DMA1 channel 7 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH7 LL_SYSCFG_IsActiveFlag_DMA1_CH7 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH7) == (SYSCFG_ITLINE11_SR_DMA1_CH7)); -} -#endif /* SYSCFG_ITLINE11_SR_DMA1_CH7 */ - -#if defined(SYSCFG_ITLINE11_SR_DMA2_CH3) -/** - * @brief Check if DMA2 channel 3 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH3 LL_SYSCFG_IsActiveFlag_DMA2_CH3 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH3) == (SYSCFG_ITLINE11_SR_DMA2_CH3)); -} -#endif /* SYSCFG_ITLINE11_SR_DMA2_CH3 */ - -#if defined(SYSCFG_ITLINE11_SR_DMA2_CH4) -/** - * @brief Check if DMA2 channel 4 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH4 LL_SYSCFG_IsActiveFlag_DMA2_CH4 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH4) == (SYSCFG_ITLINE11_SR_DMA2_CH4)); -} -#endif /* SYSCFG_ITLINE11_SR_DMA2_CH4 */ - -#if defined(SYSCFG_ITLINE11_SR_DMA2_CH5) -/** - * @brief Check if DMA2 channel 5 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH5 LL_SYSCFG_IsActiveFlag_DMA2_CH5 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH5) == (SYSCFG_ITLINE11_SR_DMA2_CH5)); -} -#endif /* SYSCFG_ITLINE11_SR_DMA2_CH5 */ - -#if defined(SYSCFG_ITLINE12_SR_ADC) -/** - * @brief Check if ADC interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE12 SR_ADC LL_SYSCFG_IsActiveFlag_ADC - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_ADC) == (SYSCFG_ITLINE12_SR_ADC)); -} -#endif /* SYSCFG_ITLINE12_SR_ADC */ - -#if defined(SYSCFG_ITLINE12_SR_COMP1) -/** - * @brief Check if Comparator 1 interrupt occurred or not (EXTI line 21). - * @rmtoll SYSCFG_ITLINE12 SR_COMP1 LL_SYSCFG_IsActiveFlag_COMP1 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP1) == (SYSCFG_ITLINE12_SR_COMP1)); -} -#endif /* SYSCFG_ITLINE12_SR_COMP1 */ - -#if defined(SYSCFG_ITLINE12_SR_COMP2) -/** - * @brief Check if Comparator 2 interrupt occurred or not (EXTI line 22). - * @rmtoll SYSCFG_ITLINE12 SR_COMP2 LL_SYSCFG_IsActiveFlag_COMP2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP2) == (SYSCFG_ITLINE12_SR_COMP2)); -} -#endif /* SYSCFG_ITLINE12_SR_COMP2 */ - -#if defined(SYSCFG_ITLINE13_SR_TIM1_BRK) -/** - * @brief Check if Timer 1 break interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE13 SR_TIM1_BRK LL_SYSCFG_IsActiveFlag_TIM1_BRK - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_BRK) == (SYSCFG_ITLINE13_SR_TIM1_BRK)); -} -#endif /* SYSCFG_ITLINE13_SR_TIM1_BRK */ - -#if defined(SYSCFG_ITLINE13_SR_TIM1_UPD) -/** - * @brief Check if Timer 1 update interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE13 SR_TIM1_UPD LL_SYSCFG_IsActiveFlag_TIM1_UPD - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_UPD) == (SYSCFG_ITLINE13_SR_TIM1_UPD)); -} -#endif /* SYSCFG_ITLINE13_SR_TIM1_UPD */ - -#if defined(SYSCFG_ITLINE13_SR_TIM1_TRG) -/** - * @brief Check if Timer 1 trigger interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE13 SR_TIM1_TRG LL_SYSCFG_IsActiveFlag_TIM1_TRG - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_TRG) == (SYSCFG_ITLINE13_SR_TIM1_TRG)); -} -#endif /* SYSCFG_ITLINE13_SR_TIM1_TRG */ - -#if defined(SYSCFG_ITLINE13_SR_TIM1_CCU) -/** - * @brief Check if Timer 1 commutation interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE13 SR_TIM1_CCU LL_SYSCFG_IsActiveFlag_TIM1_CCU - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_CCU) == (SYSCFG_ITLINE13_SR_TIM1_CCU)); -} -#endif /* SYSCFG_ITLINE13_SR_TIM1_CCU */ - -#if defined(SYSCFG_ITLINE14_SR_TIM1_CC) -/** - * @brief Check if Timer 1 capture compare interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC LL_SYSCFG_IsActiveFlag_TIM1_CC - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC) == (SYSCFG_ITLINE14_SR_TIM1_CC)); -} -#endif /* SYSCFG_ITLINE14_SR_TIM1_CC */ - -#if defined(SYSCFG_ITLINE15_SR_TIM2_GLB) -/** - * @brief Check if Timer 2 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE15 SR_TIM2_GLB LL_SYSCFG_IsActiveFlag_TIM2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[15], SYSCFG_ITLINE15_SR_TIM2_GLB) == (SYSCFG_ITLINE15_SR_TIM2_GLB)); -} -#endif /* SYSCFG_ITLINE15_SR_TIM2_GLB */ - -#if defined(SYSCFG_ITLINE16_SR_TIM3_GLB) -/** - * @brief Check if Timer 3 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE16 SR_TIM3_GLB LL_SYSCFG_IsActiveFlag_TIM3 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM3_GLB) == (SYSCFG_ITLINE16_SR_TIM3_GLB)); -} -#endif /* SYSCFG_ITLINE16_SR_TIM3_GLB */ - -#if defined(SYSCFG_ITLINE17_SR_DAC) -/** - * @brief Check if DAC underrun interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE17 SR_DAC LL_SYSCFG_IsActiveFlag_DAC - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_DAC) == (SYSCFG_ITLINE17_SR_DAC)); -} -#endif /* SYSCFG_ITLINE17_SR_DAC */ - -#if defined(SYSCFG_ITLINE17_SR_TIM6_GLB) -/** - * @brief Check if Timer 6 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE17 SR_TIM6_GLB LL_SYSCFG_IsActiveFlag_TIM6 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_TIM6_GLB) == (SYSCFG_ITLINE17_SR_TIM6_GLB)); -} -#endif /* SYSCFG_ITLINE17_SR_TIM6_GLB */ - -#if defined(SYSCFG_ITLINE18_SR_TIM7_GLB) -/** - * @brief Check if Timer 7 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE18 SR_TIM7_GLB LL_SYSCFG_IsActiveFlag_TIM7 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_TIM7_GLB) == (SYSCFG_ITLINE18_SR_TIM7_GLB)); -} -#endif /* SYSCFG_ITLINE18_SR_TIM7_GLB */ - -#if defined(SYSCFG_ITLINE19_SR_TIM14_GLB) -/** - * @brief Check if Timer 14 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE19 SR_TIM14_GLB LL_SYSCFG_IsActiveFlag_TIM14 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM14(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[19], SYSCFG_ITLINE19_SR_TIM14_GLB) == (SYSCFG_ITLINE19_SR_TIM14_GLB)); -} -#endif /* SYSCFG_ITLINE19_SR_TIM14_GLB */ - -#if defined(SYSCFG_ITLINE20_SR_TIM15_GLB) -/** - * @brief Check if Timer 15 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE20 SR_TIM15_GLB LL_SYSCFG_IsActiveFlag_TIM15 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[20], SYSCFG_ITLINE20_SR_TIM15_GLB) == (SYSCFG_ITLINE20_SR_TIM15_GLB)); -} -#endif /* SYSCFG_ITLINE20_SR_TIM15_GLB */ - -#if defined(SYSCFG_ITLINE21_SR_TIM16_GLB) -/** - * @brief Check if Timer 16 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE21 SR_TIM16_GLB LL_SYSCFG_IsActiveFlag_TIM16 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_TIM16_GLB) == (SYSCFG_ITLINE21_SR_TIM16_GLB)); -} -#endif /* SYSCFG_ITLINE21_SR_TIM16_GLB */ - -#if defined(SYSCFG_ITLINE22_SR_TIM17_GLB) -/** - * @brief Check if Timer 17 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE22 SR_TIM17_GLB LL_SYSCFG_IsActiveFlag_TIM17 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM17(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_TIM17_GLB) == (SYSCFG_ITLINE22_SR_TIM17_GLB)); -} -#endif /* SYSCFG_ITLINE22_SR_TIM17_GLB */ - -#if defined(SYSCFG_ITLINE23_SR_I2C1_GLB) -/** - * @brief Check if I2C1 interrupt occurred or not, combined with EXTI line 23. - * @rmtoll SYSCFG_ITLINE23 SR_I2C1_GLB LL_SYSCFG_IsActiveFlag_I2C1 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[23], SYSCFG_ITLINE23_SR_I2C1_GLB) == (SYSCFG_ITLINE23_SR_I2C1_GLB)); -} -#endif /* SYSCFG_ITLINE23_SR_I2C1_GLB */ - -#if defined(SYSCFG_ITLINE24_SR_I2C2_GLB) -/** - * @brief Check if I2C2 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE24 SR_I2C2_GLB LL_SYSCFG_IsActiveFlag_I2C2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C2_GLB) == (SYSCFG_ITLINE24_SR_I2C2_GLB)); -} -#endif /* SYSCFG_ITLINE24_SR_I2C2_GLB */ - -#if defined(SYSCFG_ITLINE25_SR_SPI1) -/** - * @brief Check if SPI1 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE25 SR_SPI1 LL_SYSCFG_IsActiveFlag_SPI1 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[25], SYSCFG_ITLINE25_SR_SPI1) == (SYSCFG_ITLINE25_SR_SPI1)); -} -#endif /* SYSCFG_ITLINE25_SR_SPI1 */ - -#if defined(SYSCFG_ITLINE26_SR_SPI2) -/** - * @brief Check if SPI2 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE26 SR_SPI2 LL_SYSCFG_IsActiveFlag_SPI2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI2) == (SYSCFG_ITLINE26_SR_SPI2)); -} -#endif /* SYSCFG_ITLINE26_SR_SPI2 */ - -#if defined(SYSCFG_ITLINE27_SR_USART1_GLB) -/** - * @brief Check if USART1 interrupt occurred or not, combined with EXTI line 25. - * @rmtoll SYSCFG_ITLINE27 SR_USART1_GLB LL_SYSCFG_IsActiveFlag_USART1 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[27], SYSCFG_ITLINE27_SR_USART1_GLB) == (SYSCFG_ITLINE27_SR_USART1_GLB)); -} -#endif /* SYSCFG_ITLINE27_SR_USART1_GLB */ - -#if defined(SYSCFG_ITLINE28_SR_USART2_GLB) -/** - * @brief Check if USART2 interrupt occurred or not, combined with EXTI line 26. - * @rmtoll SYSCFG_ITLINE28 SR_USART2_GLB LL_SYSCFG_IsActiveFlag_USART2 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_USART2_GLB) == (SYSCFG_ITLINE28_SR_USART2_GLB)); -} -#endif /* SYSCFG_ITLINE28_SR_USART2_GLB */ - -#if defined(SYSCFG_ITLINE29_SR_USART3_GLB) -/** - * @brief Check if USART3 interrupt occurred or not, combined with EXTI line 28. - * @rmtoll SYSCFG_ITLINE29 SR_USART3_GLB LL_SYSCFG_IsActiveFlag_USART3 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART3_GLB) == (SYSCFG_ITLINE29_SR_USART3_GLB)); -} -#endif /* SYSCFG_ITLINE29_SR_USART3_GLB */ - -#if defined(SYSCFG_ITLINE29_SR_USART4_GLB) -/** - * @brief Check if USART4 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE29 SR_USART4_GLB LL_SYSCFG_IsActiveFlag_USART4 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART4_GLB) == (SYSCFG_ITLINE29_SR_USART4_GLB)); -} -#endif /* SYSCFG_ITLINE29_SR_USART4_GLB */ - -#if defined(SYSCFG_ITLINE29_SR_USART5_GLB) -/** - * @brief Check if USART5 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE29 SR_USART5_GLB LL_SYSCFG_IsActiveFlag_USART5 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART5(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART5_GLB) == (SYSCFG_ITLINE29_SR_USART5_GLB)); -} -#endif /* SYSCFG_ITLINE29_SR_USART5_GLB */ - -#if defined(SYSCFG_ITLINE29_SR_USART6_GLB) -/** - * @brief Check if USART6 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE29 SR_USART6_GLB LL_SYSCFG_IsActiveFlag_USART6 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART6(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART6_GLB) == (SYSCFG_ITLINE29_SR_USART6_GLB)); -} -#endif /* SYSCFG_ITLINE29_SR_USART6_GLB */ - -#if defined(SYSCFG_ITLINE29_SR_USART7_GLB) -/** - * @brief Check if USART7 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE29 SR_USART7_GLB LL_SYSCFG_IsActiveFlag_USART7 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART7(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART7_GLB) == (SYSCFG_ITLINE29_SR_USART7_GLB)); -} -#endif /* SYSCFG_ITLINE29_SR_USART7_GLB */ - -#if defined(SYSCFG_ITLINE29_SR_USART8_GLB) -/** - * @brief Check if USART8 interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE29 SR_USART8_GLB LL_SYSCFG_IsActiveFlag_USART8 - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART8(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART8_GLB) == (SYSCFG_ITLINE29_SR_USART8_GLB)); -} -#endif /* SYSCFG_ITLINE29_SR_USART8_GLB */ - -#if defined(SYSCFG_ITLINE30_SR_CAN) -/** - * @brief Check if CAN interrupt occurred or not. - * @rmtoll SYSCFG_ITLINE30 SR_CAN LL_SYSCFG_IsActiveFlag_CAN - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CAN(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CAN) == (SYSCFG_ITLINE30_SR_CAN)); -} -#endif /* SYSCFG_ITLINE30_SR_CAN */ - -#if defined(SYSCFG_ITLINE30_SR_CEC) -/** - * @brief Check if CEC interrupt occurred or not, combined with EXTI line 27. - * @rmtoll SYSCFG_ITLINE30 SR_CEC LL_SYSCFG_IsActiveFlag_CEC - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CEC(void) -{ - return (READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CEC) == (SYSCFG_ITLINE30_SR_CEC)); -} -#endif /* SYSCFG_ITLINE30_SR_CEC */ - -/** - * @brief Set connections to TIMx Break inputs - * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK LL_SYSCFG_SetTIMBreakInputs\n - * SYSCFG_CFGR2 SRAM_PARITY_LOCK LL_SYSCFG_SetTIMBreakInputs\n - * SYSCFG_CFGR2 PVD_LOCK LL_SYSCFG_SetTIMBreakInputs - * @param Break This parameter can be a combination of the following values: - * @arg @ref LL_SYSCFG_TIMBREAK_PVD (*) - * @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY - * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break) -{ -#if defined(SYSCFG_CFGR2_PVD_LOCK) - MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CFGR2_PVD_LOCK, Break); -#else - MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK, Break); -#endif /*SYSCFG_CFGR2_PVD_LOCK*/ -} - -/** - * @brief Get connections to TIMx Break inputs - * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK LL_SYSCFG_GetTIMBreakInputs\n - * SYSCFG_CFGR2 SRAM_PARITY_LOCK LL_SYSCFG_GetTIMBreakInputs\n - * SYSCFG_CFGR2 PVD_LOCK LL_SYSCFG_GetTIMBreakInputs - * @retval Returned value can be can be a combination of the following values: - * @arg @ref LL_SYSCFG_TIMBREAK_PVD (*) - * @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY - * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP - * - * (*) value not defined in all devices - */ -__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void) -{ -#if defined(SYSCFG_CFGR2_PVD_LOCK) - return (uint32_t)(READ_BIT(SYSCFG->CFGR2, - SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CFGR2_PVD_LOCK)); -#else - return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK)); -#endif /*SYSCFG_CFGR2_PVD_LOCK*/ -} - -/** - * @brief Check if SRAM parity error detected - * @rmtoll SYSCFG_CFGR2 SRAM_PEF LL_SYSCFG_IsActiveFlag_SP - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void) -{ - return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PEF) == (SYSCFG_CFGR2_SRAM_PEF)); -} - -/** - * @brief Clear SRAM parity error flag - * @rmtoll SYSCFG_CFGR2 SRAM_PEF LL_SYSCFG_ClearFlag_SP - * @retval None - */ -__STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void) -{ - SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PEF); -} - -/** - * @} - */ - -/** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU - * @{ - */ - -/** - * @brief Return the device identifier - * @note For STM32F03x devices, the device ID is 0x444 - * @note For STM32F04x devices, the device ID is 0x445. - * @note For STM32F05x devices, the device ID is 0x440 - * @note For STM32F07x devices, the device ID is 0x448 - * @note For STM32F09x devices, the device ID is 0x442 - * @rmtoll DBGMCU_IDCODE DEV_ID LL_DBGMCU_GetDeviceID - * @retval Values between Min_Data=0x00 and Max_Data=0xFFF - */ -__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void) -{ - return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID)); -} - -/** - * @brief Return the device revision identifier - * @note This field indicates the revision of the device. - For example, it is read as 0x1000 for Revision 1.0. - * @rmtoll DBGMCU_IDCODE REV_ID LL_DBGMCU_GetRevisionID - * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF - */ -__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void) -{ - return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos); -} - -/** - * @brief Enable the Debug Module during STOP mode - * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_EnableDBGStopMode - * @retval None - */ -__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void) -{ - SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); -} - -/** - * @brief Disable the Debug Module during STOP mode - * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_DisableDBGStopMode - * @retval None - */ -__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void) -{ - CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); -} - -/** - * @brief Enable the Debug Module during STANDBY mode - * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_EnableDBGStandbyMode - * @retval None - */ -__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void) -{ - SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); -} - -/** - * @brief Disable the Debug Module during STANDBY mode - * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_DisableDBGStandbyMode - * @retval None - */ -__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void) -{ - CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); -} - -/** - * @brief Freeze APB1 peripherals (group1 peripherals) - * @rmtoll DBGMCU_APB1FZ DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_TIM14_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_I2C1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_FreezePeriph\n - * DBGMCU_APB1FZ DBG_CAN_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*) - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*) - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*) - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs) -{ - SET_BIT(DBGMCU->APB1FZ, Periphs); -} - -/** - * @brief Unfreeze APB1 peripherals (group1 peripherals) - * @rmtoll DBGMCU_APB1FZ DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_TIM14_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_I2C1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n - * DBGMCU_APB1FZ DBG_CAN_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*) - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*) - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) - * @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP - * @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*) - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs) -{ - CLEAR_BIT(DBGMCU->APB1FZ, Periphs); -} - -/** - * @brief Freeze APB1 peripherals (group2 peripherals) - * @rmtoll DBGMCU_APB2FZ DBG_TIM1_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n - * DBGMCU_APB2FZ DBG_TIM15_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n - * DBGMCU_APB2FZ DBG_TIM16_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph\n - * DBGMCU_APB2FZ DBG_TIM17_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_DBGMCU_APB1_GRP2_TIM1_STOP - * @arg @ref LL_DBGMCU_APB1_GRP2_TIM15_STOP (*) - * @arg @ref LL_DBGMCU_APB1_GRP2_TIM16_STOP - * @arg @ref LL_DBGMCU_APB1_GRP2_TIM17_STOP - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs) -{ - SET_BIT(DBGMCU->APB2FZ, Periphs); -} - -/** - * @brief Unfreeze APB1 peripherals (group2 peripherals) - * @rmtoll DBGMCU_APB2FZ DBG_TIM1_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n - * DBGMCU_APB2FZ DBG_TIM15_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n - * DBGMCU_APB2FZ DBG_TIM16_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph\n - * DBGMCU_APB2FZ DBG_TIM17_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph - * @param Periphs This parameter can be a combination of the following values: - * @arg @ref LL_DBGMCU_APB1_GRP2_TIM1_STOP - * @arg @ref LL_DBGMCU_APB1_GRP2_TIM15_STOP (*) - * @arg @ref LL_DBGMCU_APB1_GRP2_TIM16_STOP - * @arg @ref LL_DBGMCU_APB1_GRP2_TIM17_STOP - * - * (*) value not defined in all devices - * @retval None - */ -__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs) -{ - CLEAR_BIT(DBGMCU->APB2FZ, Periphs); -} -/** - * @} - */ - -/** @defgroup SYSTEM_LL_EF_FLASH FLASH - * @{ - */ - -/** - * @brief Set FLASH Latency - * @rmtoll FLASH_ACR LATENCY LL_FLASH_SetLatency - * @param Latency This parameter can be one of the following values: - * @arg @ref LL_FLASH_LATENCY_0 - * @arg @ref LL_FLASH_LATENCY_1 - * @retval None - */ -__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) -{ - MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency); -} - -/** - * @brief Get FLASH Latency - * @rmtoll FLASH_ACR LATENCY LL_FLASH_GetLatency - * @retval Returned value can be one of the following values: - * @arg @ref LL_FLASH_LATENCY_0 - * @arg @ref LL_FLASH_LATENCY_1 - */ -__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) -{ - return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)); -} - -/** - * @brief Enable Prefetch - * @rmtoll FLASH_ACR PRFTBE LL_FLASH_EnablePrefetch - * @retval None - */ -__STATIC_INLINE void LL_FLASH_EnablePrefetch(void) -{ - SET_BIT(FLASH->ACR, FLASH_ACR_PRFTBE); -} - -/** - * @brief Disable Prefetch - * @rmtoll FLASH_ACR PRFTBE LL_FLASH_DisablePrefetch - * @retval None - */ -__STATIC_INLINE void LL_FLASH_DisablePrefetch(void) -{ - CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTBE); -} - -/** - * @brief Check if Prefetch buffer is enabled - * @rmtoll FLASH_ACR PRFTBS LL_FLASH_IsPrefetchEnabled - * @retval State of bit (1 or 0). - */ -__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void) -{ - return (READ_BIT(FLASH->ACR, FLASH_ACR_PRFTBS) == (FLASH_ACR_PRFTBS)); -} - - - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_SYSTEM_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h deleted file mode 100644 index 3b7c020..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h +++ /dev/null @@ -1,274 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_utils.h - * @author MCD Application Team - * @brief Header file of UTILS LL module. - @verbatim - ============================================================================== - ##### How to use this driver ##### - ============================================================================== - [..] - The LL UTILS driver contains a set of generic APIs that can be - used by user: - (+) Device electronic signature - (+) Timing functions - (+) PLL configuration functions - - @endverbatim - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_LL_UTILS_H -#define __STM32F0xx_LL_UTILS_H - -#ifdef __cplusplus -extern "C" { -#endif - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -/** @defgroup UTILS_LL UTILS - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ - -/* Private constants ---------------------------------------------------------*/ -/** @defgroup UTILS_LL_Private_Constants UTILS Private Constants - * @{ - */ - -/* Max delay can be used in LL_mDelay */ -#define LL_MAX_DELAY 0xFFFFFFFFU - -/** - * @brief Unique device ID register base address - */ -#define UID_BASE_ADDRESS UID_BASE - -/** - * @brief Flash size data register base address - */ -#define FLASHSIZE_BASE_ADDRESS FLASHSIZE_BASE - -/** - * @} - */ - -/* Private macros ------------------------------------------------------------*/ -/** @defgroup UTILS_LL_Private_Macros UTILS Private Macros - * @{ - */ -/** - * @} - */ -/* Exported types ------------------------------------------------------------*/ -/** @defgroup UTILS_LL_ES_INIT UTILS Exported structures - * @{ - */ -/** - * @brief UTILS PLL structure definition - */ -typedef struct -{ - uint32_t PLLMul; /*!< Multiplication factor for PLL VCO input clock. - This parameter can be a value of @ref RCC_LL_EC_PLL_MUL - - This feature can be modified afterwards using unitary function - @ref LL_RCC_PLL_ConfigDomain_SYS(). */ - -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - uint32_t PLLDiv; /*!< Division factor for PLL VCO output clock. - This parameter can be a value of @ref RCC_LL_EC_PREDIV_DIV - - This feature can be modified afterwards using unitary function - @ref LL_RCC_PLL_ConfigDomain_SYS(). */ -#else - uint32_t Prediv; /*!< Division factor for HSE used as PLL clock source. - This parameter can be a value of @ref RCC_LL_EC_PREDIV_DIV - - This feature can be modified afterwards using unitary function - @ref LL_RCC_PLL_ConfigDomain_SYS(). */ -#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ -} LL_UTILS_PLLInitTypeDef; - -/** - * @brief UTILS System, AHB and APB buses clock configuration structure definition - */ -typedef struct -{ - uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). - This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV - - This feature can be modified afterwards using unitary function - @ref LL_RCC_SetAHBPrescaler(). */ - - uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). - This parameter can be a value of @ref RCC_LL_EC_APB1_DIV - - This feature can be modified afterwards using unitary function - @ref LL_RCC_SetAPB1Prescaler(). */ -} LL_UTILS_ClkInitTypeDef; - -/** - * @} - */ - -/* Exported constants --------------------------------------------------------*/ -/** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants - * @{ - */ - -/** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation - * @{ - */ -#define LL_UTILS_HSEBYPASS_OFF 0x00000000U /*!< HSE Bypass is not enabled */ -#define LL_UTILS_HSEBYPASS_ON 0x00000001U /*!< HSE Bypass is enabled */ -/** - * @} - */ - -/** - * @} - */ - -/* Exported macro ------------------------------------------------------------*/ - -/* Exported functions --------------------------------------------------------*/ -/** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions - * @{ - */ - -/** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE - * @{ - */ - -/** - * @brief Get Word0 of the unique device identifier (UID based on 96 bits) - * @retval UID[31:0]: X and Y coordinates on the wafer expressed in BCD format - */ -__STATIC_INLINE uint32_t LL_GetUID_Word0(void) -{ - return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS))); -} - -/** - * @brief Get Word1 of the unique device identifier (UID based on 96 bits) - * @retval UID[63:32]: Wafer number (UID[39:32]) & LOT_NUM[23:0] (UID[63:40]) - */ -__STATIC_INLINE uint32_t LL_GetUID_Word1(void) -{ - return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U)))); -} - -/** - * @brief Get Word2 of the unique device identifier (UID based on 96 bits) - * @retval UID[95:64]: Lot number (ASCII encoded) - LOT_NUM[55:24] - */ -__STATIC_INLINE uint32_t LL_GetUID_Word2(void) -{ - return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U)))); -} - -/** - * @brief Get Flash memory size - * @note This bitfield indicates the size of the device Flash memory expressed in - * Kbytes. As an example, 0x040 corresponds to 64 Kbytes. - * @retval FLASH_SIZE[15:0]: Flash memory size - */ -__STATIC_INLINE uint32_t LL_GetFlashSize(void) -{ - return (uint16_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS))); -} - - -/** - * @} - */ - -/** @defgroup UTILS_LL_EF_DELAY DELAY - * @{ - */ - -/** - * @brief This function configures the Cortex-M SysTick source of the time base. - * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro) - * @note When a RTOS is used, it is recommended to avoid changing the SysTick - * configuration by calling this function, for a delay use rather osDelay RTOS service. - * @param Ticks Number of ticks - * @retval None - */ -__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks) -{ - /* Configure the SysTick to have interrupt in 1ms time base */ - SysTick->LOAD = (uint32_t)((HCLKFrequency / Ticks) - 1UL); /* set reload register */ - SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ - SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | - SysTick_CTRL_ENABLE_Msk; /* Enable the Systick Timer */ -} - -void LL_Init1msTick(uint32_t HCLKFrequency); -void LL_mDelay(uint32_t Delay); - -/** - * @} - */ - -/** @defgroup UTILS_EF_SYSTEM SYSTEM - * @{ - */ - -void LL_SetSystemCoreClock(uint32_t HCLKFrequency); -#if defined(FLASH_ACR_LATENCY) -ErrorStatus LL_SetFlashLatency(uint32_t Frequency); -#endif /* FLASH_ACR_LATENCY */ -ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, - LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); -#if defined(RCC_CFGR_SW_HSI48) -ErrorStatus LL_PLL_ConfigSystemClock_HSI48(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, - LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); -#endif /*RCC_CFGR_SW_HSI48*/ -ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass, - LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_LL_UTILS_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c deleted file mode 100644 index ef4d16d..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c +++ /dev/null @@ -1,223 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_exti.c - * @author MCD Application Team - * @brief EXTI LL module driver. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -#if defined(USE_FULL_LL_DRIVER) - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx_ll_exti.h" -#ifdef USE_FULL_ASSERT -#include "stm32_assert.h" -#else -#define assert_param(expr) ((void)0U) -#endif - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined (EXTI) - -/** @defgroup EXTI_LL EXTI - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/* Private macros ------------------------------------------------------------*/ -/** @addtogroup EXTI_LL_Private_Macros - * @{ - */ - -#define IS_LL_EXTI_LINE_0_31(__VALUE__) (((__VALUE__) & ~LL_EXTI_LINE_ALL_0_31) == 0x00000000U) - -#define IS_LL_EXTI_MODE(__VALUE__) (((__VALUE__) == LL_EXTI_MODE_IT) \ - || ((__VALUE__) == LL_EXTI_MODE_EVENT) \ - || ((__VALUE__) == LL_EXTI_MODE_IT_EVENT)) - - -#define IS_LL_EXTI_TRIGGER(__VALUE__) (((__VALUE__) == LL_EXTI_TRIGGER_NONE) \ - || ((__VALUE__) == LL_EXTI_TRIGGER_RISING) \ - || ((__VALUE__) == LL_EXTI_TRIGGER_FALLING) \ - || ((__VALUE__) == LL_EXTI_TRIGGER_RISING_FALLING)) - -/** - * @} - */ - -/* Private function prototypes -----------------------------------------------*/ - -/* Exported functions --------------------------------------------------------*/ -/** @addtogroup EXTI_LL_Exported_Functions - * @{ - */ - -/** @addtogroup EXTI_LL_EF_Init - * @{ - */ - -/** - * @brief De-initialize the EXTI registers to their default reset values. - * @retval An ErrorStatus enumeration value: - * - SUCCESS: EXTI registers are de-initialized - * - ERROR: not applicable - */ -uint32_t LL_EXTI_DeInit(void) -{ - /* Interrupt mask register set to default reset values */ -#if defined(STM32F030x6) || defined(STM32F031x6) ||defined(STM32F038xx) - LL_EXTI_WriteReg(IMR, 0x0FF40000U); -#elif defined(STM32F070x6) || defined(STM32F042x6) || defined(STM32F048xx) - LL_EXTI_WriteReg(IMR, 0x7FF40000U); -#elif defined(STM32F030x8) || defined(STM32F051x8) || defined(STM32F058xx) - LL_EXTI_WriteReg(IMR, 0x0F940000U); -#else - LL_EXTI_WriteReg(IMR, 0x7F840000U); -#endif - /* Event mask register set to default reset values */ - LL_EXTI_WriteReg(EMR, 0x00000000U); - /* Rising Trigger selection register set to default reset values */ - LL_EXTI_WriteReg(RTSR, 0x00000000U); - /* Falling Trigger selection register set to default reset values */ - LL_EXTI_WriteReg(FTSR, 0x00000000U); - /* Software interrupt event register set to default reset values */ - LL_EXTI_WriteReg(SWIER, 0x00000000U); - /* Pending register clear */ - LL_EXTI_WriteReg(PR, 0x007BFFFFU); - - return SUCCESS; -} - -/** - * @brief Initialize the EXTI registers according to the specified parameters in EXTI_InitStruct. - * @param EXTI_InitStruct pointer to a @ref LL_EXTI_InitTypeDef structure. - * @retval An ErrorStatus enumeration value: - * - SUCCESS: EXTI registers are initialized - * - ERROR: not applicable - */ -uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct) -{ - ErrorStatus status = SUCCESS; - /* Check the parameters */ - assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31)); - assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand)); - assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode)); - - /* ENABLE LineCommand */ - if (EXTI_InitStruct->LineCommand != DISABLE) - { - assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger)); - - /* Configure EXTI Lines in range from 0 to 31 */ - if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE) - { - switch (EXTI_InitStruct->Mode) - { - case LL_EXTI_MODE_IT: - /* First Disable Event on provided Lines */ - LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31); - /* Then Enable IT on provided Lines */ - LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31); - break; - case LL_EXTI_MODE_EVENT: - /* First Disable IT on provided Lines */ - LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31); - /* Then Enable Event on provided Lines */ - LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); - break; - case LL_EXTI_MODE_IT_EVENT: - /* Directly Enable IT & Event on provided Lines */ - LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31); - LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); - break; - default: - status = ERROR; - break; - } - if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE) - { - switch (EXTI_InitStruct->Trigger) - { - case LL_EXTI_TRIGGER_RISING: - /* First Disable Falling Trigger on provided Lines */ - LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); - /* Then Enable Rising Trigger on provided Lines */ - LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); - break; - case LL_EXTI_TRIGGER_FALLING: - /* First Disable Rising Trigger on provided Lines */ - LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); - /* Then Enable Falling Trigger on provided Lines */ - LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); - break; - case LL_EXTI_TRIGGER_RISING_FALLING: - LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); - LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); - break; - default: - status = ERROR; - break; - } - } - } - } - /* DISABLE LineCommand */ - else - { - /* De-configure EXTI Lines in range from 0 to 31 */ - LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31); - LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31); - } - return status; -} - -/** - * @brief Set each @ref LL_EXTI_InitTypeDef field to default value. - * @param EXTI_InitStruct Pointer to a @ref LL_EXTI_InitTypeDef structure. - * @retval None - */ -void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct) -{ - EXTI_InitStruct->Line_0_31 = LL_EXTI_LINE_NONE; - EXTI_InitStruct->LineCommand = DISABLE; - EXTI_InitStruct->Mode = LL_EXTI_MODE_IT; - EXTI_InitStruct->Trigger = LL_EXTI_TRIGGER_FALLING; -} - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* defined (EXTI) */ - -/** - * @} - */ - -#endif /* USE_FULL_LL_DRIVER */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c deleted file mode 100644 index 83d14aa..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c +++ /dev/null @@ -1,277 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_gpio.c - * @author MCD Application Team - * @brief GPIO LL module driver. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -#if defined(USE_FULL_LL_DRIVER) - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx_ll_gpio.h" -#include "stm32f0xx_ll_bus.h" -#ifdef USE_FULL_ASSERT -#include "stm32_assert.h" -#else -#define assert_param(expr) ((void)0U) -#endif - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) - -/** @addtogroup GPIO_LL - * @{ - */ -/** MISRA C:2012 deviation rule has been granted for following rules: - * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of - * range of the shift operator in following API : - * LL_GPIO_Init - * LL_GPIO_DeInit - * LL_GPIO_SetPinMode - * LL_GPIO_GetPinMode - * LL_GPIO_SetPinSpeed - * LL_GPIO_GetPinSpeed - * LL_GPIO_SetPinPull - * LL_GPIO_GetPinPull - * LL_GPIO_GetAFPin_0_7 - * LL_GPIO_SetAFPin_0_7 - * LL_GPIO_SetAFPin_8_15 - * LL_GPIO_GetAFPin_8_15 - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/* Private macros ------------------------------------------------------------*/ -/** @addtogroup GPIO_LL_Private_Macros - * @{ - */ -#define IS_LL_GPIO_PIN(__VALUE__) (((0x00u) < (__VALUE__)) && ((__VALUE__) <= (LL_GPIO_PIN_ALL))) - -#define IS_LL_GPIO_MODE(__VALUE__) (((__VALUE__) == LL_GPIO_MODE_INPUT) ||\ - ((__VALUE__) == LL_GPIO_MODE_OUTPUT) ||\ - ((__VALUE__) == LL_GPIO_MODE_ALTERNATE) ||\ - ((__VALUE__) == LL_GPIO_MODE_ANALOG)) - -#define IS_LL_GPIO_OUTPUT_TYPE(__VALUE__) (((__VALUE__) == LL_GPIO_OUTPUT_PUSHPULL) ||\ - ((__VALUE__) == LL_GPIO_OUTPUT_OPENDRAIN)) - -#define IS_LL_GPIO_SPEED(__VALUE__) (((__VALUE__) == LL_GPIO_SPEED_FREQ_LOW) ||\ - ((__VALUE__) == LL_GPIO_SPEED_FREQ_MEDIUM) ||\ - ((__VALUE__) == LL_GPIO_SPEED_FREQ_HIGH)) - -#define IS_LL_GPIO_PULL(__VALUE__) (((__VALUE__) == LL_GPIO_PULL_NO) ||\ - ((__VALUE__) == LL_GPIO_PULL_UP) ||\ - ((__VALUE__) == LL_GPIO_PULL_DOWN)) - -#define IS_LL_GPIO_ALTERNATE(__VALUE__) (((__VALUE__) == LL_GPIO_AF_0 ) ||\ - ((__VALUE__) == LL_GPIO_AF_1 ) ||\ - ((__VALUE__) == LL_GPIO_AF_2 ) ||\ - ((__VALUE__) == LL_GPIO_AF_3 ) ||\ - ((__VALUE__) == LL_GPIO_AF_4 ) ||\ - ((__VALUE__) == LL_GPIO_AF_5 ) ||\ - ((__VALUE__) == LL_GPIO_AF_6 ) ||\ - ((__VALUE__) == LL_GPIO_AF_7 )) -/** - * @} - */ - -/* Private function prototypes -----------------------------------------------*/ - -/* Exported functions --------------------------------------------------------*/ -/** @addtogroup GPIO_LL_Exported_Functions - * @{ - */ - -/** @addtogroup GPIO_LL_EF_Init - * @{ - */ - -/** - * @brief De-initialize GPIO registers (Registers restored to their default values). - * @param GPIOx GPIO Port - * @retval An ErrorStatus enumeration value: - * - SUCCESS: GPIO registers are de-initialized - * - ERROR: Wrong GPIO Port - */ -ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx) -{ - ErrorStatus status = SUCCESS; - - /* Check the parameters */ - assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); - - /* Force and Release reset on clock of GPIOx Port */ - if (GPIOx == GPIOA) - { - LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOA); - LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOA); - } - else if (GPIOx == GPIOB) - { - LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOB); - LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOB); - } - else if (GPIOx == GPIOC) - { - LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOC); - LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOC); - } -#if defined(GPIOD) - else if (GPIOx == GPIOD) - { - LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOD); - LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOD); - } -#endif /* GPIOD */ -#if defined(GPIOE) - else if (GPIOx == GPIOE) - { - LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOE); - LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOE); - } -#endif /* GPIOE */ -#if defined(GPIOF) - else if (GPIOx == GPIOF) - { - LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_GPIOF); - LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_GPIOF); - } -#endif /* GPIOF */ - else - { - status = ERROR; - } - - return (status); -} - -/** - * @brief Initialize GPIO registers according to the specified parameters in GPIO_InitStruct. - * @param GPIOx GPIO Port - * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure - * that contains the configuration information for the specified GPIO peripheral. - * @retval An ErrorStatus enumeration value: - * - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content - * - ERROR: Not applicable - */ -ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct) -{ - uint32_t pinpos; - uint32_t currentpin; - - /* Check the parameters */ - assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); - assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin)); - assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode)); - assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull)); - - /* ------------------------- Configure the port pins ---------------- */ - /* Initialize pinpos on first pin set */ - pinpos = 0; - - /* Configure the port pins */ - while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u) - { - /* Get current io position */ - currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos); - - if (currentpin != 0x00u) - { - if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)) - { - /* Check Speed mode parameters */ - assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed)); - - /* Speed mode configuration */ - LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed); - - /* Check Output mode parameters */ - assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType)); - - /* Output mode configuration*/ - LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType); - } - - /* Pull-up Pull down resistor configuration*/ - LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull); - - if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE) - { - /* Check Alternate parameter */ - assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate)); - - /* Speed mode configuration */ - if (currentpin < LL_GPIO_PIN_8) - { - LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate); - } - else - { - LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate); - } - } - - /* Pin Mode configuration */ - LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode); - } - pinpos++; - } - - return (SUCCESS); -} - -/** - * @brief Set each @ref LL_GPIO_InitTypeDef field to default value. - * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure - * whose fields will be set to default values. - * @retval None - */ - -void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct) -{ - /* Reset GPIO init structure parameters values */ - GPIO_InitStruct->Pin = LL_GPIO_PIN_ALL; - GPIO_InitStruct->Mode = LL_GPIO_MODE_ANALOG; - GPIO_InitStruct->Speed = LL_GPIO_SPEED_FREQ_LOW; - GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_PUSHPULL; - GPIO_InitStruct->Pull = LL_GPIO_PULL_NO; - GPIO_InitStruct->Alternate = LL_GPIO_AF_0; -} - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) */ - -/** - * @} - */ - -#endif /* USE_FULL_LL_DRIVER */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c deleted file mode 100644 index 0f841ae..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c +++ /dev/null @@ -1,86 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_pwr.c - * @author MCD Application Team - * @brief PWR LL module driver. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -#if defined(USE_FULL_LL_DRIVER) - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx_ll_pwr.h" -#include "stm32f0xx_ll_bus.h" - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined(PWR) - -/** @defgroup PWR_LL PWR - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/* Private macros ------------------------------------------------------------*/ -/* Private function prototypes -----------------------------------------------*/ - -/* Exported functions --------------------------------------------------------*/ -/** @addtogroup PWR_LL_Exported_Functions - * @{ - */ - -/** @addtogroup PWR_LL_EF_Init - * @{ - */ - -/** - * @brief De-initialize the PWR registers to their default reset values. - * @retval An ErrorStatus enumeration value: - * - SUCCESS: PWR registers are de-initialized - * - ERROR: not applicable - */ -ErrorStatus LL_PWR_DeInit(void) -{ - /* Force reset of PWR clock */ - LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_PWR); - - /* Release reset of PWR clock */ - LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_PWR); - - return SUCCESS; -} - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ -#endif /* defined(PWR) */ -/** - * @} - */ - -#endif /* USE_FULL_LL_DRIVER */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c deleted file mode 100644 index 94c157e..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c +++ /dev/null @@ -1,609 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_rcc.c - * @author MCD Application Team - * @brief RCC LL module driver. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -#if defined(USE_FULL_LL_DRIVER) - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx_ll_rcc.h" -#ifdef USE_FULL_ASSERT - #include "stm32_assert.h" -#else - #define assert_param(expr) ((void)0U) -#endif /* USE_FULL_ASSERT */ -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -#if defined(RCC) - -/** @defgroup RCC_LL RCC - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ - -/* Private constants ---------------------------------------------------------*/ -/* Private macros ------------------------------------------------------------*/ -/** @addtogroup RCC_LL_Private_Macros - * @{ - */ -#if defined(RCC_CFGR3_USART2SW) && defined(RCC_CFGR3_USART3SW) -#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \ - || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE) \ - || ((__VALUE__) == LL_RCC_USART3_CLKSOURCE)) -#elif defined(RCC_CFGR3_USART2SW) && !defined(RCC_CFGR3_USART3SW) -#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \ - || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE)) -#elif defined(RCC_CFGR3_USART3SW) && !defined(RCC_CFGR3_USART2SW) -#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \ - || ((__VALUE__) == LL_RCC_USART3_CLKSOURCE)) -#else -#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USART1_CLKSOURCE)) -#endif /* RCC_CFGR3_USART2SW && RCC_CFGR3_USART3SW */ - -#define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__) ((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) - -#if defined(USB) -#define IS_LL_RCC_USB_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USB_CLKSOURCE)) -#endif /* USB */ - -#if defined(CEC) -#define IS_LL_RCC_CEC_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_CEC_CLKSOURCE)) -#endif /* CEC */ - -/** - * @} - */ - -/* Private function prototypes -----------------------------------------------*/ -/** @defgroup RCC_LL_Private_Functions RCC Private functions - * @{ - */ -uint32_t RCC_GetSystemClockFreq(void); -uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency); -uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency); -uint32_t RCC_PLL_GetFreqDomain_SYS(void); -/** - * @} - */ - - -/* Exported functions --------------------------------------------------------*/ -/** @addtogroup RCC_LL_Exported_Functions - * @{ - */ - -/** @addtogroup RCC_LL_EF_Init - * @{ - */ - -/** - * @brief Reset the RCC clock configuration to the default reset state. - * @note The default reset state of the clock configuration is given below: - * - HSI ON and used as system clock source - * - HSE and PLL OFF - * - AHB and APB1 prescaler set to 1. - * - CSS, MCO OFF - * - All interrupts disabled - * @note This function doesn't modify the configuration of the - * - Peripheral clocks - * - LSI, LSE and RTC clocks - * @retval An ErrorStatus enumeration value: - * - SUCCESS: RCC registers are de-initialized - * - ERROR: not applicable - */ -ErrorStatus LL_RCC_DeInit(void) -{ - __IO uint32_t vl_mask; - - /* Set HSION bit */ - LL_RCC_HSI_Enable(); - - /* Wait for HSI READY bit */ - while(LL_RCC_HSI_IsReady() != 1U) - {} - - /* Set HSITRIM bits to the reset value*/ - LL_RCC_HSI_SetCalibTrimming(0x10U); - - /* Reset SW, HPRE, PPRE and MCOSEL bits */ - vl_mask = 0xFFFFFFFFU; - CLEAR_BIT(vl_mask, (RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE | RCC_CFGR_MCOSEL)); - - /* Write new value in CFGR register */ - LL_RCC_WriteReg(CFGR, vl_mask); - - /* Wait till system clock source is ready */ - while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) - {} - - /* Read CR register */ - vl_mask = LL_RCC_ReadReg(CR); - - /* Reset HSEON, CSSON, PLLON bits */ - CLEAR_BIT(vl_mask, (RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON)); - - /* Write new value in CR register */ - LL_RCC_WriteReg(CR, vl_mask); - - /* Wait for PLL READY bit to be reset */ - while(LL_RCC_PLL_IsReady() != 0U) - {} - - /* Reset HSEBYP bit */ - LL_RCC_HSE_DisableBypass(); - - /* Reset CFGR register */ - LL_RCC_WriteReg(CFGR, 0x00000000U); - -#if defined(RCC_HSI48_SUPPORT) - /* Reset CR2 register */ - LL_RCC_WriteReg(CR2, 0x00000000U); - - /* Disable HSI48 */ - LL_RCC_HSI48_Disable(); - -#endif /*RCC_HSI48_SUPPORT*/ - /* Set HSI14TRIM/HSI14ON/HSI14DIS bits to the reset value*/ - LL_RCC_HSI14_SetCalibTrimming(0x10U); - LL_RCC_HSI14_Disable(); - LL_RCC_HSI14_EnableADCControl(); - - /* Reset CFGR2 register */ - LL_RCC_WriteReg(CFGR2, 0x00000000U); - - /* Reset CFGR3 register */ - LL_RCC_WriteReg(CFGR3, 0x00000000U); - - /* Clear pending flags */ -#if defined(RCC_HSI48_SUPPORT) - vl_mask = (LL_RCC_CIR_LSIRDYC | LL_RCC_CIR_LSERDYC | LL_RCC_CIR_HSIRDYC | LL_RCC_CIR_HSERDYC |\ - LL_RCC_CIR_PLLRDYC | LL_RCC_CIR_HSI14RDYC | LL_RCC_CIR_HSI48RDYC | LL_RCC_CIR_CSSC); -#else - vl_mask = (LL_RCC_CIR_LSIRDYC | LL_RCC_CIR_LSERDYC | LL_RCC_CIR_HSIRDYC | LL_RCC_CIR_HSERDYC |\ - LL_RCC_CIR_PLLRDYC | LL_RCC_CIR_HSI14RDYC | LL_RCC_CIR_CSSC); -#endif /* RCC_HSI48_SUPPORT */ - - /* Write new value in CIR register */ - LL_RCC_WriteReg(CIR, vl_mask); - - /* Disable all interrupts */ - LL_RCC_WriteReg(CIR, 0x00000000U); - - /* Clear reset flags */ - LL_RCC_ClearResetFlags(); - - return SUCCESS; -} - -/** - * @} - */ - -/** @addtogroup RCC_LL_EF_Get_Freq - * @brief Return the frequencies of different on chip clocks; System, AHB and APB1 buses clocks - * and different peripheral clocks available on the device. - * @note If SYSCLK source is HSI, function returns values based on HSI_VALUE(**) - * @note If SYSCLK source is HSE, function returns values based on HSE_VALUE(***) - * @note If SYSCLK source is PLL, function returns values based on - * HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors. - * @note (**) HSI_VALUE is a defined constant but the real value may vary - * depending on the variations in voltage and temperature. - * @note (***) HSE_VALUE is a defined constant, user has to ensure that - * HSE_VALUE is same as the real frequency of the crystal used. - * Otherwise, this function may have wrong result. - * @note The result of this function could be incorrect when using fractional - * value for HSE crystal. - * @note This function can be used by the user application to compute the - * baud-rate for the communication peripherals or configure other parameters. - * @{ - */ - -/** - * @brief Return the frequencies of different on chip clocks; System, AHB and APB1 buses clocks - * @note Each time SYSCLK, HCLK and/or PCLK1 clock changes, this function - * must be called to update structure fields. Otherwise, any - * configuration based on this function will be incorrect. - * @param RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies - * @retval None - */ -void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks) -{ - /* Get SYSCLK frequency */ - RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq(); - - /* HCLK clock frequency */ - RCC_Clocks->HCLK_Frequency = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency); - - /* PCLK1 clock frequency */ - RCC_Clocks->PCLK1_Frequency = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency); -} - -/** - * @brief Return USARTx clock frequency - * @param USARTxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_USART1_CLKSOURCE - * @arg @ref LL_RCC_USART2_CLKSOURCE (*) - * @arg @ref LL_RCC_USART3_CLKSOURCE (*) - * - * (*) value not defined in all devices. - * @retval USART clock frequency (in Hz) - * @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready - */ -uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource) -{ - uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - - /* Check parameter */ - assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource)); -#if defined(RCC_CFGR3_USART1SW) - if (USARTxSource == LL_RCC_USART1_CLKSOURCE) - { - /* USART1CLK clock frequency */ - switch (LL_RCC_GetUSARTClockSource(USARTxSource)) - { - case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */ - usart_frequency = RCC_GetSystemClockFreq(); - break; - - case LL_RCC_USART1_CLKSOURCE_HSI: /* USART1 Clock is HSI Osc. */ - if (LL_RCC_HSI_IsReady()) - { - usart_frequency = HSI_VALUE; - } - break; - - case LL_RCC_USART1_CLKSOURCE_LSE: /* USART1 Clock is LSE Osc. */ - if (LL_RCC_LSE_IsReady()) - { - usart_frequency = LSE_VALUE; - } - break; - - case LL_RCC_USART1_CLKSOURCE_PCLK1: /* USART1 Clock is PCLK1 */ - default: - usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq())); - break; - } - } -#endif /* RCC_CFGR3_USART1SW */ - -#if defined(RCC_CFGR3_USART2SW) - if (USARTxSource == LL_RCC_USART2_CLKSOURCE) - { - /* USART2CLK clock frequency */ - switch (LL_RCC_GetUSARTClockSource(USARTxSource)) - { - case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */ - usart_frequency = RCC_GetSystemClockFreq(); - break; - - case LL_RCC_USART2_CLKSOURCE_HSI: /* USART2 Clock is HSI Osc. */ - if (LL_RCC_HSI_IsReady()) - { - usart_frequency = HSI_VALUE; - } - break; - - case LL_RCC_USART2_CLKSOURCE_LSE: /* USART2 Clock is LSE Osc. */ - if (LL_RCC_LSE_IsReady()) - { - usart_frequency = LSE_VALUE; - } - break; - - case LL_RCC_USART2_CLKSOURCE_PCLK1: /* USART2 Clock is PCLK1 */ - default: - usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq())); - break; - } - } -#endif /* RCC_CFGR3_USART2SW */ - -#if defined(RCC_CFGR3_USART3SW) - if (USARTxSource == LL_RCC_USART3_CLKSOURCE) - { - /* USART3CLK clock frequency */ - switch (LL_RCC_GetUSARTClockSource(USARTxSource)) - { - case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */ - usart_frequency = RCC_GetSystemClockFreq(); - break; - - case LL_RCC_USART3_CLKSOURCE_HSI: /* USART3 Clock is HSI Osc. */ - if (LL_RCC_HSI_IsReady()) - { - usart_frequency = HSI_VALUE; - } - break; - - case LL_RCC_USART3_CLKSOURCE_LSE: /* USART3 Clock is LSE Osc. */ - if (LL_RCC_LSE_IsReady()) - { - usart_frequency = LSE_VALUE; - } - break; - - case LL_RCC_USART3_CLKSOURCE_PCLK1: /* USART3 Clock is PCLK1 */ - default: - usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq())); - break; - } - } - -#endif /* RCC_CFGR3_USART3SW */ - return usart_frequency; -} - -/** - * @brief Return I2Cx clock frequency - * @param I2CxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_I2C1_CLKSOURCE - * @retval I2C clock frequency (in Hz) - * @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that HSI oscillator is not ready - */ -uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource) -{ - uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - - /* Check parameter */ - assert_param(IS_LL_RCC_I2C_CLKSOURCE(I2CxSource)); - - /* I2C1 CLK clock frequency */ - if (I2CxSource == LL_RCC_I2C1_CLKSOURCE) - { - switch (LL_RCC_GetI2CClockSource(I2CxSource)) - { - case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */ - i2c_frequency = RCC_GetSystemClockFreq(); - break; - - case LL_RCC_I2C1_CLKSOURCE_HSI: /* I2C1 Clock is HSI Osc. */ - default: - if (LL_RCC_HSI_IsReady()) - { - i2c_frequency = HSI_VALUE; - } - break; - } - } - - return i2c_frequency; -} - -#if defined(USB) -/** - * @brief Return USBx clock frequency - * @param USBxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_USB_CLKSOURCE - * @retval USB clock frequency (in Hz) - * @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI48) or PLL is not ready - * @arg @ref LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected - */ -uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource) -{ - uint32_t usb_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - - /* Check parameter */ - assert_param(IS_LL_RCC_USB_CLKSOURCE(USBxSource)); - - /* USBCLK clock frequency */ - switch (LL_RCC_GetUSBClockSource(USBxSource)) - { - case LL_RCC_USB_CLKSOURCE_PLL: /* PLL clock used as USB clock source */ - if (LL_RCC_PLL_IsReady()) - { - usb_frequency = RCC_PLL_GetFreqDomain_SYS(); - } - break; - -#if defined(RCC_CFGR3_USBSW_HSI48) - case LL_RCC_USB_CLKSOURCE_HSI48: /* HSI48 clock used as USB clock source */ - default: - if (LL_RCC_HSI48_IsReady()) - { - usb_frequency = HSI48_VALUE; - } - break; -#else - case LL_RCC_USB_CLKSOURCE_NONE: /* No clock used as USB clock source */ - default: - usb_frequency = LL_RCC_PERIPH_FREQUENCY_NA; - break; -#endif /* RCC_CFGR3_USBSW_HSI48 */ - } - - return usb_frequency; -} -#endif /* USB */ - -#if defined(CEC) -/** - * @brief Return CECx clock frequency - * @param CECxSource This parameter can be one of the following values: - * @arg @ref LL_RCC_CEC_CLKSOURCE - * @retval CEC clock frequency (in Hz) - * @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillators (HSI or LSE) are not ready - */ -uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource) -{ - uint32_t cec_frequency = LL_RCC_PERIPH_FREQUENCY_NO; - - /* Check parameter */ - assert_param(IS_LL_RCC_CEC_CLKSOURCE(CECxSource)); - - /* CECCLK clock frequency */ - switch (LL_RCC_GetCECClockSource(CECxSource)) - { - case LL_RCC_CEC_CLKSOURCE_HSI_DIV244: /* HSI / 244 clock used as CEC clock source */ - if (LL_RCC_HSI_IsReady()) - { - cec_frequency = HSI_VALUE / 244U; - } - break; - - case LL_RCC_CEC_CLKSOURCE_LSE: /* LSE clock used as CEC clock source */ - default: - if (LL_RCC_LSE_IsReady()) - { - cec_frequency = LSE_VALUE; - } - break; - } - - return cec_frequency; -} -#endif /* CEC */ - -/** - * @} - */ - -/** - * @} - */ - -/** @addtogroup RCC_LL_Private_Functions - * @{ - */ - -/** - * @brief Return SYSTEM clock frequency - * @retval SYSTEM clock frequency (in Hz) - */ -uint32_t RCC_GetSystemClockFreq(void) -{ - uint32_t frequency = 0U; - - /* Get SYSCLK source -------------------------------------------------------*/ - switch (LL_RCC_GetSysClkSource()) - { - case LL_RCC_SYS_CLKSOURCE_STATUS_HSI: /* HSI used as system clock source */ - frequency = HSI_VALUE; - break; - - case LL_RCC_SYS_CLKSOURCE_STATUS_HSE: /* HSE used as system clock source */ - frequency = HSE_VALUE; - break; - - case LL_RCC_SYS_CLKSOURCE_STATUS_PLL: /* PLL used as system clock source */ - frequency = RCC_PLL_GetFreqDomain_SYS(); - break; - -#if defined(RCC_HSI48_SUPPORT) - case LL_RCC_SYS_CLKSOURCE_STATUS_HSI48:/* HSI48 used as system clock source */ - frequency = HSI48_VALUE; - break; -#endif /* RCC_HSI48_SUPPORT */ - - default: - frequency = HSI_VALUE; - break; - } - - return frequency; -} - -/** - * @brief Return HCLK clock frequency - * @param SYSCLK_Frequency SYSCLK clock frequency - * @retval HCLK clock frequency (in Hz) - */ -uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency) -{ - /* HCLK clock frequency */ - return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler()); -} - -/** - * @brief Return PCLK1 clock frequency - * @param HCLK_Frequency HCLK clock frequency - * @retval PCLK1 clock frequency (in Hz) - */ -uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency) -{ - /* PCLK1 clock frequency */ - return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler()); -} -/** - * @brief Return PLL clock frequency used for system domain - * @retval PLL clock frequency (in Hz) - */ -uint32_t RCC_PLL_GetFreqDomain_SYS(void) -{ - uint32_t pllinputfreq = 0U, pllsource = 0U; - - /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */ - - /* Get PLL source */ - pllsource = LL_RCC_PLL_GetMainSource(); - - switch (pllsource) - { -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ - pllinputfreq = HSI_VALUE; -#else - case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */ - pllinputfreq = HSI_VALUE / 2U; -#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - break; - -#if defined(RCC_HSI48_SUPPORT) - case LL_RCC_PLLSOURCE_HSI48: /* HSI48 used as PLL clock source */ - pllinputfreq = HSI48_VALUE; - break; -#endif /* RCC_HSI48_SUPPORT */ - - case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ - pllinputfreq = HSE_VALUE; - break; - - default: -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - pllinputfreq = HSI_VALUE; -#else - pllinputfreq = HSI_VALUE / 2U; -#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ - break; - } -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv()); -#else - return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator()); -#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */ -} -/** - * @} - */ - -/** - * @} - */ - -#endif /* defined(RCC) */ - -/** - * @} - */ - -#endif /* USE_FULL_LL_DRIVER */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c b/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c deleted file mode 100644 index 59a78ee..0000000 --- a/bsl/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c +++ /dev/null @@ -1,622 +0,0 @@ -/** - ****************************************************************************** - * @file stm32f0xx_ll_utils.c - * @author MCD Application Team - * @brief UTILS LL module driver. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Includes ------------------------------------------------------------------*/ -#include "stm32f0xx_ll_rcc.h" -#include "stm32f0xx_ll_utils.h" -#include "stm32f0xx_ll_system.h" -#ifdef USE_FULL_ASSERT -#include "stm32_assert.h" -#else -#define assert_param(expr) ((void)0U) -#endif - -/** @addtogroup STM32F0xx_LL_Driver - * @{ - */ - -/** @addtogroup UTILS_LL - * @{ - */ - -/* Private types -------------------------------------------------------------*/ -/* Private variables ---------------------------------------------------------*/ -/* Private constants ---------------------------------------------------------*/ -/** @addtogroup UTILS_LL_Private_Constants - * @{ - */ - -/* Defines used for PLL range */ -#define UTILS_PLL_OUTPUT_MIN 16000000U /*!< Frequency min for PLL output, in Hz */ -#define UTILS_PLL_OUTPUT_MAX 48000000U /*!< Frequency max for PLL output, in Hz */ - -/* Defines used for HSE range */ -#define UTILS_HSE_FREQUENCY_MIN 4000000U /*!< Frequency min for HSE frequency, in Hz */ -#define UTILS_HSE_FREQUENCY_MAX 32000000U /*!< Frequency max for HSE frequency, in Hz */ - -/* Defines used for FLASH latency according to SYSCLK Frequency */ -#define UTILS_LATENCY1_FREQ 24000000U /*!< SYSCLK frequency to set FLASH latency 1 */ -/** - * @} - */ -/* Private macros ------------------------------------------------------------*/ -/** @addtogroup UTILS_LL_Private_Macros - * @{ - */ -#define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \ - || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2) \ - || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4) \ - || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8) \ - || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16) \ - || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64) \ - || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \ - || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \ - || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512)) - -#define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \ - || ((__VALUE__) == LL_RCC_APB1_DIV_2) \ - || ((__VALUE__) == LL_RCC_APB1_DIV_4) \ - || ((__VALUE__) == LL_RCC_APB1_DIV_8) \ - || ((__VALUE__) == LL_RCC_APB1_DIV_16)) - -#define IS_LL_UTILS_PLLMUL_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLL_MUL_2) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_3) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_4) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_5) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_6) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_7) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_8) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_9) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_10) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_11) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_12) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_13) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_14) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_15) \ - || ((__VALUE__) == LL_RCC_PLL_MUL_16)) - -#define IS_LL_UTILS_PREDIV_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PREDIV_DIV_1) || ((__VALUE__) == LL_RCC_PREDIV_DIV_2) || \ - ((__VALUE__) == LL_RCC_PREDIV_DIV_3) || ((__VALUE__) == LL_RCC_PREDIV_DIV_4) || \ - ((__VALUE__) == LL_RCC_PREDIV_DIV_5) || ((__VALUE__) == LL_RCC_PREDIV_DIV_6) || \ - ((__VALUE__) == LL_RCC_PREDIV_DIV_7) || ((__VALUE__) == LL_RCC_PREDIV_DIV_8) || \ - ((__VALUE__) == LL_RCC_PREDIV_DIV_9) || ((__VALUE__) == LL_RCC_PREDIV_DIV_10) || \ - ((__VALUE__) == LL_RCC_PREDIV_DIV_11) || ((__VALUE__) == LL_RCC_PREDIV_DIV_12) || \ - ((__VALUE__) == LL_RCC_PREDIV_DIV_13) || ((__VALUE__) == LL_RCC_PREDIV_DIV_14) || \ - ((__VALUE__) == LL_RCC_PREDIV_DIV_15) || ((__VALUE__) == LL_RCC_PREDIV_DIV_16)) - -#define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((UTILS_PLL_OUTPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLL_OUTPUT_MAX)) - - -#define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \ - || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF)) - -#define IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ((__FREQUENCY__) <= UTILS_HSE_FREQUENCY_MAX)) -/** - * @} - */ -/* Private function prototypes -----------------------------------------------*/ -/** @defgroup UTILS_LL_Private_Functions UTILS Private functions - * @{ - */ -static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, - LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct); -static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); -static ErrorStatus UTILS_PLL_IsBusy(void); -/** - * @} - */ - -/* Exported functions --------------------------------------------------------*/ -/** @addtogroup UTILS_LL_Exported_Functions - * @{ - */ - -/** @addtogroup UTILS_LL_EF_DELAY - * @{ - */ - -/** - * @brief This function configures the Cortex-M SysTick source to have 1ms time base. - * @note When a RTOS is used, it is recommended to avoid changing the Systick - * configuration by calling this function, for a delay use rather osDelay RTOS service. - * @param HCLKFrequency HCLK frequency in Hz - * @note HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq - * @retval None - */ -void LL_Init1msTick(uint32_t HCLKFrequency) -{ - /* Use frequency provided in argument */ - LL_InitTick(HCLKFrequency, 1000U); -} - -/** - * @brief This function provides accurate delay (in milliseconds) based - * on SysTick counter flag - * @note When a RTOS is used, it is recommended to avoid using blocking delay - * and use rather osDelay service. - * @note To respect 1ms timebase, user should call @ref LL_Init1msTick function which - * will configure Systick to 1ms - * @param Delay specifies the delay time length, in milliseconds. - * @retval None - */ -void LL_mDelay(uint32_t Delay) -{ - __IO uint32_t tmp = SysTick->CTRL; /* Clear the COUNTFLAG first */ - /* Add this code to indicate that local variable is not used */ - ((void)tmp); - - /* Add a period to guaranty minimum wait */ - if (Delay < LL_MAX_DELAY) - { - Delay++; - } - - while (Delay) - { - if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U) - { - Delay--; - } - } -} - -/** - * @} - */ - -/** @addtogroup UTILS_EF_SYSTEM - * @brief System Configuration functions - * - @verbatim - =============================================================================== - ##### System Configuration functions ##### - =============================================================================== - [..] - System, AHB and APB buses clocks configuration - - (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 48000000 Hz. - @endverbatim - @internal - Depending on the SYSCLK frequency, the flash latency should be adapted accordingly: - (++) +-----------------------------------------------+ - (++) | Latency | SYSCLK clock frequency (MHz) | - (++) |---------------|-------------------------------| - (++) |0WS(1CPU cycle)| 0 < SYSCLK <= 24 | - (++) |---------------|-------------------------------| - (++) |1WS(2CPU cycle)| 24 < SYSCLK <= 48 | - (++) +-----------------------------------------------+ - @endinternal - * @{ - */ - -/** - * @brief This function sets directly SystemCoreClock CMSIS variable. - * @note Variable can be calculated also through SystemCoreClockUpdate function. - * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro) - * @retval None - */ -void LL_SetSystemCoreClock(uint32_t HCLKFrequency) -{ - /* HCLK clock frequency */ - SystemCoreClock = HCLKFrequency; -} - -/** - * @brief Update number of Flash wait states in line with new frequency and current - voltage range. - * @param Frequency SYSCLK frequency - * @retval An ErrorStatus enumeration value: - * - SUCCESS: Latency has been modified - * - ERROR: Latency cannot be modified - */ -#if defined(FLASH_ACR_LATENCY) -ErrorStatus LL_SetFlashLatency(uint32_t Frequency) -{ - uint32_t timeout; - uint32_t getlatency; - uint32_t latency; - ErrorStatus status = SUCCESS; - - /* Frequency cannot be equal to 0 */ - if (Frequency == 0U) - { - status = ERROR; - } - else - { - if (Frequency > UTILS_LATENCY1_FREQ) - { - /* 24 < SYSCLK <= 48 => 1WS (2 CPU cycles) */ - latency = LL_FLASH_LATENCY_1; - } - else - { - /* else SYSCLK < 24MHz default LL_FLASH_LATENCY_0 0WS */ - latency = LL_FLASH_LATENCY_0; - } - if (status != ERROR) - { - LL_FLASH_SetLatency(latency); - - /* Check that the new number of wait states is taken into account to access the Flash - memory by reading the FLASH_ACR register */ - timeout = 2; - do - { - /* Wait for Flash latency to be updated */ - getlatency = LL_FLASH_GetLatency(); - timeout--; - } while ((getlatency != latency) && (timeout > 0)); - - if(getlatency != latency) - { - status = ERROR; - } - else - { - status = SUCCESS; - } - } - } - - return status; -} -#endif /* FLASH_ACR_LATENCY */ - -/** - * @brief This function configures system clock with HSI as clock source of the PLL - * @note The application need to ensure that PLL is disabled. - * @note Function is based on the following formula: - * - PLL output frequency = ((HSI frequency / PREDIV) * PLLMUL) - * - PREDIV: Set to 2 for few devices - * - PLLMUL: The application software must set correctly the PLL multiplication factor to - * be in the range 16-48MHz - * @note FLASH latency can be modified through this function. - * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains - * the configuration information for the PLL. - * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains - * the configuration information for the BUS prescalers. - * @retval An ErrorStatus enumeration value: - * - SUCCESS: Max frequency configuration done - * - ERROR: Max frequency configuration not done - */ -ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, - LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) -{ - ErrorStatus status = SUCCESS; - uint32_t pllfreq = 0U; - - /* Check if one of the PLL is enabled */ - if (UTILS_PLL_IsBusy() == SUCCESS) - { -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - /* Check PREDIV value */ - assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv)); -#else - /* Force PREDIV value to 2 */ - UTILS_PLLInitStruct->Prediv = LL_RCC_PREDIV_DIV_2; -#endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - /* Calculate the new PLL output frequency */ - pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct); - - /* Enable HSI if not enabled */ - if (LL_RCC_HSI_IsReady() != 1U) - { - LL_RCC_HSI_Enable(); - while (LL_RCC_HSI_IsReady() != 1U) - { - /* Wait for HSI ready */ - } - } - - /* Configure PLL */ -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitStruct->PLLDiv); -#else - LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, UTILS_PLLInitStruct->PLLMul); -#endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - - /* Enable PLL and switch system clock to PLL */ - status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); - } - else - { - /* Current PLL configuration cannot be modified */ - status = ERROR; - } - - return status; -} - -#if defined(RCC_CFGR_SW_HSI48) -/** - * @brief This function configures system clock with HSI48 as clock source of the PLL - * @note The application need to ensure that PLL is disabled. - * @note Function is based on the following formula: - * - PLL output frequency = ((HSI48 frequency / PREDIV) * PLLMUL) - * - PLLMUL: The application software must set correctly the PLL multiplication factor to - * be in the range 16-48MHz - * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains - * the configuration information for the PLL. - * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains - * the configuration information for the BUS prescalers. - * @retval An ErrorStatus enumeration value: - * - SUCCESS: Max frequency configuration done - * - ERROR: Max frequency configuration not done - */ -ErrorStatus LL_PLL_ConfigSystemClock_HSI48(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, - LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) -{ - ErrorStatus status = SUCCESS; - uint32_t pllfreq = 0U; - - /* Check if one of the PLL is enabled */ - if (UTILS_PLL_IsBusy() == SUCCESS) - { - /* Check PREDIV value */ - assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv)); - - /* Calculate the new PLL output frequency */ - pllfreq = UTILS_GetPLLOutputFrequency(HSI48_VALUE, UTILS_PLLInitStruct); - - /* Enable HSI48 if not enabled */ - if (LL_RCC_HSI48_IsReady() != 1U) - { - LL_RCC_HSI48_Enable(); - while (LL_RCC_HSI48_IsReady() != 1U) - { - /* Wait for HSI48 ready */ - } - } - - /* Configure PLL */ - LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI48, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitStruct->PLLDiv); - - /* Enable PLL and switch system clock to PLL */ - status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); - } - else - { - /* Current PLL configuration cannot be modified */ - status = ERROR; - } - - return status; -} - -#endif /*RCC_CFGR_SW_HSI48*/ -/** - * @brief This function configures system clock with HSE as clock source of the PLL - * @note The application need to ensure that PLL is disabled. - * @note Function is based on the following formula: - * - PLL output frequency = ((HSE frequency / PREDIV) * PLLMUL) - * - PLLMUL: The application software must set correctly the PLL multiplication factor to - * be in the range 16-48MHz - * @note FLASH latency can be modified through this function. - * @param HSEFrequency Value between Min_Data = 4000000 and Max_Data = 32000000 - * @param HSEBypass This parameter can be one of the following values: - * @arg @ref LL_UTILS_HSEBYPASS_ON - * @arg @ref LL_UTILS_HSEBYPASS_OFF - * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains - * the configuration information for the PLL. - * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains - * the configuration information for the BUS prescalers. - * @retval An ErrorStatus enumeration value: - * - SUCCESS: Max frequency configuration done - * - ERROR: Max frequency configuration not done - */ -ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass, - LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) -{ - ErrorStatus status = SUCCESS; - uint32_t pllfreq = 0U; - - /* Check the parameters */ - assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency)); - assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass)); - - /* Check if one of the PLL is enabled */ - if (UTILS_PLL_IsBusy() == SUCCESS) - { - /* Check PREDIV value */ -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->PLLDiv)); -#else - assert_param(IS_LL_UTILS_PREDIV_VALUE(UTILS_PLLInitStruct->Prediv)); -#endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - - /* Calculate the new PLL output frequency */ - pllfreq = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct); - - /* Enable HSE if not enabled */ - if (LL_RCC_HSE_IsReady() != 1U) - { - /* Check if need to enable HSE bypass feature or not */ - if (HSEBypass == LL_UTILS_HSEBYPASS_ON) - { - LL_RCC_HSE_EnableBypass(); - } - else - { - LL_RCC_HSE_DisableBypass(); - } - - /* Enable HSE */ - LL_RCC_HSE_Enable(); - while (LL_RCC_HSE_IsReady() != 1U) - { - /* Wait for HSE ready */ - } - } - - /* Configure PLL */ -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitStruct->PLLDiv); -#else - LL_RCC_PLL_ConfigDomain_SYS((RCC_CFGR_PLLSRC_HSE_PREDIV | UTILS_PLLInitStruct->Prediv), UTILS_PLLInitStruct->PLLMul); -#endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - - /* Enable PLL and switch system clock to PLL */ - status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct); - } - else - { - /* Current PLL configuration cannot be modified */ - status = ERROR; - } - - return status; -} - -/** - * @} - */ - -/** - * @} - */ - -/** @addtogroup UTILS_LL_Private_Functions - * @{ - */ -/** - * @brief Function to check that PLL can be modified - * @param PLL_InputFrequency PLL input frequency (in Hz) - * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains - * the configuration information for the PLL. - * @retval PLL output frequency (in Hz) - */ -static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct) -{ - uint32_t pllfreq = 0U; - - /* Check the parameters */ - assert_param(IS_LL_UTILS_PLLMUL_VALUE(UTILS_PLLInitStruct->PLLMul)); - - /* Check different PLL parameters according to RM */ - /* The application software must set correctly the PLL multiplication factor to - be in the range 16-48MHz */ -#if defined(RCC_PLLSRC_PREDIV1_SUPPORT) - pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitStruct->PLLDiv); -#else - pllfreq = __LL_RCC_CALC_PLLCLK_FREQ(PLL_InputFrequency / (UTILS_PLLInitStruct->Prediv + 1U), UTILS_PLLInitStruct->PLLMul); -#endif /*RCC_PLLSRC_PREDIV1_SUPPORT*/ - assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq)); - - return pllfreq; -} - -/** - * @brief Function to check that PLL can be modified - * @retval An ErrorStatus enumeration value: - * - SUCCESS: PLL modification can be done - * - ERROR: PLL is busy - */ -static ErrorStatus UTILS_PLL_IsBusy(void) -{ - ErrorStatus status = SUCCESS; - - /* Check if PLL is busy*/ - if (LL_RCC_PLL_IsReady() != 0U) - { - /* PLL configuration cannot be modified */ - status = ERROR; - } - - return status; -} - -/** - * @brief Function to enable PLL and switch system clock to PLL - * @param SYSCLK_Frequency SYSCLK frequency - * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains - * the configuration information for the BUS prescalers. - * @retval An ErrorStatus enumeration value: - * - SUCCESS: No problem to switch system to PLL - * - ERROR: Problem to switch system to PLL - */ -static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) -{ - ErrorStatus status = SUCCESS; - uint32_t sysclk_frequency_current = 0U; - - assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider)); - assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider)); - - /* Calculate current SYSCLK frequency */ - sysclk_frequency_current = (SystemCoreClock << AHBPrescTable[LL_RCC_GetAHBPrescaler() >> RCC_POSITION_HPRE]); - - /* Increasing the number of wait states because of higher CPU frequency */ - if (sysclk_frequency_current < SYSCLK_Frequency) - { - /* Set FLASH latency to highest latency */ - status = LL_SetFlashLatency(SYSCLK_Frequency); - } - - /* Update system clock configuration */ - if (status == SUCCESS) - { - /* Enable PLL */ - LL_RCC_PLL_Enable(); - while (LL_RCC_PLL_IsReady() != 1U) - { - /* Wait for PLL ready */ - } - - /* Sysclk activation on the main PLL */ - LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider); - LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); - while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) - { - /* Wait for system clock switch to PLL */ - } - - /* Set APB1 & APB2 prescaler*/ - LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider); - } - - /* Decreasing the number of wait states because of lower CPU frequency */ - if (sysclk_frequency_current > SYSCLK_Frequency) - { - /* Set FLASH latency to lowest latency */ - status = LL_SetFlashLatency(SYSCLK_Frequency); - } - - /* Update SystemCoreClock variable */ - if (status == SUCCESS) - { - LL_SetSystemCoreClock(__LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider)); - } - - return status; -} - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Inc/stm32_assert.h b/bsl/makeLowLayer/Inc/stm32_assert.h deleted file mode 100644 index 03511c4..0000000 --- a/bsl/makeLowLayer/Inc/stm32_assert.h +++ /dev/null @@ -1,53 +0,0 @@ -/** - ****************************************************************************** - * @file stm32_assert.h - * @brief STM32 assert file. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2018 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32_ASSERT_H -#define __STM32_ASSERT_H - -#ifdef __cplusplus - extern "C" { -#endif - -/* Exported types ------------------------------------------------------------*/ -/* Exported constants --------------------------------------------------------*/ -/* Includes ------------------------------------------------------------------*/ -/* Exported macro ------------------------------------------------------------*/ -#ifdef USE_FULL_ASSERT -/** - * @brief The assert_param macro is used for function's parameters check. - * @param expr: If expr is false, it calls assert_failed function - * which reports the name of the source file and the source - * line number of the call that failed. - * If expr is true, it returns no value. - * @retval None - */ - #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) -/* Exported functions ------------------------------------------------------- */ - void assert_failed(uint8_t* file, uint32_t line); -#else - #define assert_param(expr) ((void)0U) -#endif /* USE_FULL_ASSERT */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32_ASSERT_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Inc/stm32f0xx_it.h b/bsl/makeLowLayer/Inc/stm32f0xx_it.h deleted file mode 100644 index 41e320e..0000000 --- a/bsl/makeLowLayer/Inc/stm32f0xx_it.h +++ /dev/null @@ -1,65 +0,0 @@ -/* USER CODE BEGIN Header */ -/** - ****************************************************************************** - * @file stm32f0xx_it.h - * @brief This file contains the headers of the interrupt handlers. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2021 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ -/* USER CODE END Header */ - -/* Define to prevent recursive inclusion -------------------------------------*/ -#ifndef __STM32F0xx_IT_H -#define __STM32F0xx_IT_H - -#ifdef __cplusplus - extern "C" { -#endif - -/* Private includes ----------------------------------------------------------*/ -/* USER CODE BEGIN Includes */ - -/* USER CODE END Includes */ - -/* Exported types ------------------------------------------------------------*/ -/* USER CODE BEGIN ET */ - -/* USER CODE END ET */ - -/* Exported constants --------------------------------------------------------*/ -/* USER CODE BEGIN EC */ - -/* USER CODE END EC */ - -/* Exported macro ------------------------------------------------------------*/ -/* USER CODE BEGIN EM */ - -/* USER CODE END EM */ - -/* Exported functions prototypes ---------------------------------------------*/ -void NMI_Handler(void); -void HardFault_Handler(void); -void SVC_Handler(void); -void PendSV_Handler(void); -void SysTick_Handler(void); -/* USER CODE BEGIN EFP */ - -/* USER CODE END EFP */ - -#ifdef __cplusplus -} -#endif - -#endif /* __STM32F0xx_IT_H */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/STM32F042K6Tx_FLASH.ld b/bsl/makeLowLayer/STM32F042K6Tx_FLASH.ld deleted file mode 100644 index 3dd25d2..0000000 --- a/bsl/makeLowLayer/STM32F042K6Tx_FLASH.ld +++ /dev/null @@ -1,189 +0,0 @@ -/* -****************************************************************************** -** - -** File : LinkerScript.ld -** -** Author : Auto-generated by System Workbench for STM32 -** -** Abstract : Linker script for STM32F042K6Tx series -** 32Kbytes FLASH and 6Kbytes RAM -** -** Set heap size, stack size and stack location according -** to application requirements. -** -** Set memory bank area and size if external memory is used. -** -** Target : STMicroelectronics STM32 -** -** Distribution: The file is distributed “as is,” without any warranty -** of any kind. -** -***************************************************************************** -** @attention -** -**

© COPYRIGHT(c) 2019 STMicroelectronics

-** -** Redistribution and use in source and binary forms, with or without modification, -** are permitted provided that the following conditions are met: -** 1. Redistributions of source code must retain the above copyright notice, -** this list of conditions and the following disclaimer. -** 2. Redistributions in binary form must reproduce the above copyright notice, -** this list of conditions and the following disclaimer in the documentation -** and/or other materials provided with the distribution. -** 3. Neither the name of STMicroelectronics nor the names of its contributors -** may be used to endorse or promote products derived from this software -** without specific prior written permission. -** -** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" -** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE -** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE -** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE -** FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL -** DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR -** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER -** CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, -** OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE -** OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. -** -***************************************************************************** -*/ - -/* Entry Point */ -ENTRY(Reset_Handler) - -/* Highest address of the user mode stack */ -_estack = 0x20001800; /* end of RAM */ -/* Generate a link error if heap and stack don't fit into RAM */ -_Min_Heap_Size = 0x200; /* required amount of heap */ -_Min_Stack_Size = 0x400; /* required amount of stack */ - -/* Specify the memory areas */ -MEMORY -{ -RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 6K -FLASH (rx) : ORIGIN = 0x8000000, LENGTH = 32K -} - -/* Define output sections */ -SECTIONS -{ - /* The startup code goes first into FLASH */ - .isr_vector : - { - . = ALIGN(4); - KEEP(*(.isr_vector)) /* Startup code */ - . = ALIGN(4); - } >FLASH - - /* The program code and other data goes into FLASH */ - .text : - { - . = ALIGN(4); - *(.text) /* .text sections (code) */ - *(.text*) /* .text* sections (code) */ - *(.glue_7) /* glue arm to thumb code */ - *(.glue_7t) /* glue thumb to arm code */ - *(.eh_frame) - - KEEP (*(.init)) - KEEP (*(.fini)) - - . = ALIGN(4); - _etext = .; /* define a global symbols at end of code */ - } >FLASH - - /* Constant data goes into FLASH */ - .rodata : - { - . = ALIGN(4); - *(.rodata) /* .rodata sections (constants, strings, etc.) */ - *(.rodata*) /* .rodata* sections (constants, strings, etc.) */ - . = ALIGN(4); - } >FLASH - - .ARM.extab : { *(.ARM.extab* .gnu.linkonce.armextab.*) } >FLASH - .ARM : { - __exidx_start = .; - *(.ARM.exidx*) - __exidx_end = .; - } >FLASH - - .preinit_array : - { - PROVIDE_HIDDEN (__preinit_array_start = .); - KEEP (*(.preinit_array*)) - PROVIDE_HIDDEN (__preinit_array_end = .); - } >FLASH - .init_array : - { - PROVIDE_HIDDEN (__init_array_start = .); - KEEP (*(SORT(.init_array.*))) - KEEP (*(.init_array*)) - PROVIDE_HIDDEN (__init_array_end = .); - } >FLASH - .fini_array : - { - PROVIDE_HIDDEN (__fini_array_start = .); - KEEP (*(SORT(.fini_array.*))) - KEEP (*(.fini_array*)) - PROVIDE_HIDDEN (__fini_array_end = .); - } >FLASH - - /* used by the startup to initialize data */ - _sidata = LOADADDR(.data); - - /* Initialized data sections goes into RAM, load LMA copy after code */ - .data : - { - . = ALIGN(4); - _sdata = .; /* create a global symbol at data start */ - *(.data) /* .data sections */ - *(.data*) /* .data* sections */ - - . = ALIGN(4); - _edata = .; /* define a global symbol at data end */ - } >RAM AT> FLASH - - - /* Uninitialized data section */ - . = ALIGN(4); - .bss : - { - /* This is used by the startup in order to initialize the .bss secion */ - _sbss = .; /* define a global symbol at bss start */ - __bss_start__ = _sbss; - *(.bss) - *(.bss*) - *(COMMON) - - . = ALIGN(4); - _ebss = .; /* define a global symbol at bss end */ - __bss_end__ = _ebss; - } >RAM - - /* User_heap_stack section, used to check that there is enough RAM left */ - ._user_heap_stack : - { - . = ALIGN(8); - PROVIDE ( end = . ); - PROVIDE ( _end = . ); - . = . + _Min_Heap_Size; - . = . + _Min_Stack_Size; - . = ALIGN(8); - } >RAM - - - - /* Remove information from the standard libraries */ - /DISCARD/ : - { - libc.a ( * ) - libm.a ( * ) - libgcc.a ( * ) - } - - .ARM.attributes 0 : { *(.ARM.attributes) } -} - - diff --git a/bsl/makeLowLayer/Src/stm32f0xx_it.c b/bsl/makeLowLayer/Src/stm32f0xx_it.c deleted file mode 100644 index f325c53..0000000 --- a/bsl/makeLowLayer/Src/stm32f0xx_it.c +++ /dev/null @@ -1,147 +0,0 @@ -/* USER CODE BEGIN Header */ -/** - ****************************************************************************** - * @file stm32f0xx_it.c - * @brief Interrupt Service Routines. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2021 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ -/* USER CODE END Header */ - -/* Includes ------------------------------------------------------------------*/ -#include "main.h" -#include "stm32f0xx_it.h" -/* Private includes ----------------------------------------------------------*/ -/* USER CODE BEGIN Includes */ -/* USER CODE END Includes */ - -/* Private typedef -----------------------------------------------------------*/ -/* USER CODE BEGIN TD */ - -/* USER CODE END TD */ - -/* Private define ------------------------------------------------------------*/ -/* USER CODE BEGIN PD */ - -/* USER CODE END PD */ - -/* Private macro -------------------------------------------------------------*/ -/* USER CODE BEGIN PM */ - -/* USER CODE END PM */ - -/* Private variables ---------------------------------------------------------*/ -/* USER CODE BEGIN PV */ - -/* USER CODE END PV */ - -/* Private function prototypes -----------------------------------------------*/ -/* USER CODE BEGIN PFP */ - -/* USER CODE END PFP */ - -/* Private user code ---------------------------------------------------------*/ -/* USER CODE BEGIN 0 */ - -/* USER CODE END 0 */ - -/* External variables --------------------------------------------------------*/ - -/* USER CODE BEGIN EV */ - -/* USER CODE END EV */ - -/******************************************************************************/ -/* Cortex-M0 Processor Interruption and Exception Handlers */ -/******************************************************************************/ -/** - * @brief This function handles Non maskable interrupt. - */ -void NMI_Handler(void) -{ - /* USER CODE BEGIN NonMaskableInt_IRQn 0 */ - - /* USER CODE END NonMaskableInt_IRQn 0 */ - /* USER CODE BEGIN NonMaskableInt_IRQn 1 */ - while (1) - { - } - /* USER CODE END NonMaskableInt_IRQn 1 */ -} - -/** - * @brief This function handles Hard fault interrupt. - */ -void HardFault_Handler(void) -{ - /* USER CODE BEGIN HardFault_IRQn 0 */ - - /* USER CODE END HardFault_IRQn 0 */ - while (1) - { - /* USER CODE BEGIN W1_HardFault_IRQn 0 */ - /* USER CODE END W1_HardFault_IRQn 0 */ - } -} - -/** - * @brief This function handles System service call via SWI instruction. - */ -void SVC_Handler(void) -{ - /* USER CODE BEGIN SVC_IRQn 0 */ - - /* USER CODE END SVC_IRQn 0 */ - /* USER CODE BEGIN SVC_IRQn 1 */ - - /* USER CODE END SVC_IRQn 1 */ -} - -/** - * @brief This function handles Pendable request for system service. - */ -void PendSV_Handler(void) -{ - /* USER CODE BEGIN PendSV_IRQn 0 */ - - /* USER CODE END PendSV_IRQn 0 */ - /* USER CODE BEGIN PendSV_IRQn 1 */ - - /* USER CODE END PendSV_IRQn 1 */ -} - -/** - * @brief This function handles System tick timer. - */ -void SysTick_Handler(void) -{ - /* USER CODE BEGIN SysTick_IRQn 0 */ - - /* USER CODE END SysTick_IRQn 0 */ - - /* USER CODE BEGIN SysTick_IRQn 1 */ - - /* USER CODE END SysTick_IRQn 1 */ -} - -/******************************************************************************/ -/* STM32F0xx Peripheral Interrupt Handlers */ -/* Add here the Interrupt Handlers for the used peripherals. */ -/* For the available peripheral interrupt handler names, */ -/* please refer to the startup file (startup_stm32f0xx.s). */ -/******************************************************************************/ - -/* USER CODE BEGIN 1 */ - -/* USER CODE END 1 */ -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/bsl/makeLowLayer/Src/system_stm32f0xx.c b/bsl/makeLowLayer/Src/system_stm32f0xx.c deleted file mode 100644 index 4761a85..0000000 --- a/bsl/makeLowLayer/Src/system_stm32f0xx.c +++ /dev/null @@ -1,247 +0,0 @@ -/** - ****************************************************************************** - * @file system_stm32f0xx.c - * @author MCD Application Team - * @brief CMSIS Cortex-M0 Device Peripheral Access Layer System Source File. - * - * 1. This file provides two functions and one global variable to be called from - * user application: - * - SystemInit(): This function is called at startup just after reset and - * before branch to main program. This call is made inside - * the "startup_stm32f0xx.s" file. - * - * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used - * by the user application to setup the SysTick - * timer or configure other parameters. - * - * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must - * be called whenever the core clock is changed - * during program execution. - * - * - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - -/** @addtogroup CMSIS - * @{ - */ - -/** @addtogroup stm32f0xx_system - * @{ - */ - -/** @addtogroup STM32F0xx_System_Private_Includes - * @{ - */ - -#include "stm32f0xx.h" - -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Private_TypesDefinitions - * @{ - */ - -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Private_Defines - * @{ - */ -#if !defined (HSE_VALUE) - #define HSE_VALUE ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz. - This value can be provided and adapted by the user application. */ -#endif /* HSE_VALUE */ - -#if !defined (HSI_VALUE) - #define HSI_VALUE ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz. - This value can be provided and adapted by the user application. */ -#endif /* HSI_VALUE */ - -#if !defined (HSI48_VALUE) -#define HSI48_VALUE ((uint32_t)48000000) /*!< Default value of the HSI48 Internal oscillator in Hz. - This value can be provided and adapted by the user application. */ -#endif /* HSI48_VALUE */ -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Private_Macros - * @{ - */ - -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Private_Variables - * @{ - */ - /* This variable is updated in three ways: - 1) by calling CMSIS function SystemCoreClockUpdate() - 2) by calling HAL API function HAL_RCC_GetHCLKFreq() - 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency - Note: If you use this function to configure the system clock; then there - is no need to call the 2 first functions listed above, since SystemCoreClock - variable is updated automatically. - */ -uint32_t SystemCoreClock = 8000000; - -const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}; -const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4}; - -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Private_FunctionPrototypes - * @{ - */ - -/** - * @} - */ - -/** @addtogroup STM32F0xx_System_Private_Functions - * @{ - */ - -/** - * @brief Setup the microcontroller system - * @param None - * @retval None - */ -void SystemInit(void) -{ - /* NOTE :SystemInit(): This function is called at startup just after reset and - before branch to main program. This call is made inside - the "startup_stm32f0xx.s" file. - User can setups the default system clock (System clock source, PLL Multiplier - and Divider factors, AHB/APBx prescalers and Flash settings). - */ -} - -/** - * @brief Update SystemCoreClock variable according to Clock Register Values. - * The SystemCoreClock variable contains the core clock (HCLK), it can - * be used by the user application to setup the SysTick timer or configure - * other parameters. - * - * @note Each time the core clock (HCLK) changes, this function must be called - * to update SystemCoreClock variable value. Otherwise, any configuration - * based on this variable will be incorrect. - * - * @note - The system frequency computed by this function is not the real - * frequency in the chip. It is calculated based on the predefined - * constant and the selected clock source: - * - * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*) - * - * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**) - * - * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) - * or HSI_VALUE(*) multiplied/divided by the PLL factors. - * - * (*) HSI_VALUE is a constant defined in stm32f0xx_hal_conf.h file (default value - * 8 MHz) but the real value may vary depending on the variations - * in voltage and temperature. - * - * (**) HSE_VALUE is a constant defined in stm32f0xx_hal_conf.h file (its value - * depends on the application requirements), user has to ensure that HSE_VALUE - * is same as the real frequency of the crystal used. Otherwise, this function - * may have wrong result. - * - * - The result of this function could be not correct when using fractional - * value for HSE crystal. - * - * @param None - * @retval None - */ -void SystemCoreClockUpdate (void) -{ - uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0; - - /* Get SYSCLK source -------------------------------------------------------*/ - tmp = RCC->CFGR & RCC_CFGR_SWS; - - switch (tmp) - { - case RCC_CFGR_SWS_HSI: /* HSI used as system clock */ - SystemCoreClock = HSI_VALUE; - break; - case RCC_CFGR_SWS_HSE: /* HSE used as system clock */ - SystemCoreClock = HSE_VALUE; - break; - case RCC_CFGR_SWS_PLL: /* PLL used as system clock */ - /* Get PLL clock source and multiplication factor ----------------------*/ - pllmull = RCC->CFGR & RCC_CFGR_PLLMUL; - pllsource = RCC->CFGR & RCC_CFGR_PLLSRC; - pllmull = ( pllmull >> 18) + 2; - predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1; - - if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV) - { - /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */ - SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull; - } -#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F091xC) || defined(STM32F098xx) - else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV) - { - /* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */ - SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull; - } -#endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */ - else - { -#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) \ - || defined(STM32F078xx) || defined(STM32F071xB) || defined(STM32F072xB) \ - || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC) - /* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */ - SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull; -#else - /* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */ - SystemCoreClock = (HSI_VALUE >> 1) * pllmull; -#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || - STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB || - STM32F091xC || STM32F098xx || STM32F030xC */ - } - break; - default: /* HSI used as system clock */ - SystemCoreClock = HSI_VALUE; - break; - } - /* Compute HCLK clock frequency ----------------*/ - /* Get HCLK prescaler */ - tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)]; - /* HCLK clock frequency */ - SystemCoreClock >>= tmp; -} - -/** - * @} - */ - -/** - * @} - */ - -/** - * @} - */ - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ - diff --git a/bsl/makeLowLayer/startup_stm32f042x6.s b/bsl/makeLowLayer/startup_stm32f042x6.s deleted file mode 100644 index 7bf1334..0000000 --- a/bsl/makeLowLayer/startup_stm32f042x6.s +++ /dev/null @@ -1,309 +0,0 @@ -/** - ****************************************************************************** - * @file startup_stm32f042x6.s - * @author MCD Application Team - * @brief STM32F042x4/STM32F042x6 devices vector table for GCC toolchain. - * This module performs: - * - Set the initial SP - * - Set the initial PC == Reset_Handler, - * - Set the vector table entries with the exceptions ISR address - * - Branches to main in the C library (which eventually - * calls main()). - * After Reset the Cortex-M0 processor is in Thread mode, - * priority is Privileged, and the Stack is set to Main. - ****************************************************************************** - * @attention - * - *

© Copyright (c) 2016 STMicroelectronics. - * All rights reserved.

- * - * This software component is licensed by ST under BSD 3-Clause license, - * the "License"; You may not use this file except in compliance with the - * License. You may obtain a copy of the License at: - * opensource.org/licenses/BSD-3-Clause - * - ****************************************************************************** - */ - - .syntax unified - .cpu cortex-m0 - .fpu softvfp - .thumb - -.global g_pfnVectors -.global Default_Handler - -/* start address for the initialization values of the .data section. -defined in linker script */ -.word _sidata -/* start address for the .data section. defined in linker script */ -.word _sdata -/* end address for the .data section. defined in linker script */ -.word _edata -/* start address for the .bss section. defined in linker script */ -.word _sbss -/* end address for the .bss section. defined in linker script */ -.word _ebss - -/** - * @brief This is the code that gets called when the processor first - * starts execution following a reset event. Only the absolutely - * necessary set is performed, after which the application - * supplied main() routine is called. - * @param None - * @retval : None -*/ - - .section .text.Reset_Handler - .weak Reset_Handler - .type Reset_Handler, %function -Reset_Handler: - ldr r0, =_estack - mov sp, r0 /* set stack pointer */ - -/*Check if boot space corresponds to test memory*/ - - LDR R0,=0x00000004 - LDR R1, [R0] - LSRS R1, R1, #24 - LDR R2,=0x1F - CMP R1, R2 - BNE ApplicationStart - - /*SYSCFG clock enable*/ - - LDR R0,=0x40021018 - LDR R1,=0x00000001 - STR R1, [R0] - -/*Set CFGR1 register with flash memory remap at address 0*/ - LDR R0,=0x40010000 - LDR R1,=0x00000000 - STR R1, [R0] - -ApplicationStart: -/* Copy the data segment initializers from flash to SRAM */ - ldr r0, =_sdata - ldr r1, =_edata - ldr r2, =_sidata - movs r3, #0 - b LoopCopyDataInit - -CopyDataInit: - ldr r4, [r2, r3] - str r4, [r0, r3] - adds r3, r3, #4 - -LoopCopyDataInit: - adds r4, r0, r3 - cmp r4, r1 - bcc CopyDataInit - -/* Zero fill the bss segment. */ - ldr r2, =_sbss - ldr r4, =_ebss - movs r3, #0 - b LoopFillZerobss - -FillZerobss: - str r3, [r2] - adds r2, r2, #4 - -LoopFillZerobss: - cmp r2, r4 - bcc FillZerobss - -/* Call the clock system intitialization function.*/ - bl SystemInit -/* Call static constructors */ - bl __libc_init_array -/* Call the application's entry point.*/ - bl main - -LoopForever: - b LoopForever - - -.size Reset_Handler, .-Reset_Handler - -/** - * @brief This is the code that gets called when the processor receives an - * unexpected interrupt. This simply enters an infinite loop, preserving - * the system state for examination by a debugger. - * - * @param None - * @retval : None -*/ - .section .text.Default_Handler,"ax",%progbits -Default_Handler: -Infinite_Loop: - b Infinite_Loop - .size Default_Handler, .-Default_Handler -/****************************************************************************** -* -* The minimal vector table for a Cortex M0. Note that the proper constructs -* must be placed on this to ensure that it ends up at physical address -* 0x0000.0000. -* -******************************************************************************/ - .section .isr_vector,"a",%progbits - .type g_pfnVectors, %object - .size g_pfnVectors, .-g_pfnVectors - - -g_pfnVectors: - .word _estack - .word Reset_Handler - .word NMI_Handler - .word HardFault_Handler - .word 0 - .word 0 - .word 0 - .word 0 - .word 0 - .word 0 - .word 0 - .word SVC_Handler - .word 0 - .word 0 - .word PendSV_Handler - .word SysTick_Handler - .word WWDG_IRQHandler /* Window WatchDog */ - .word PVD_VDDIO2_IRQHandler /* PVD and VDDIO2 through EXTI Line detect */ - .word RTC_IRQHandler /* RTC through the EXTI line */ - .word FLASH_IRQHandler /* FLASH */ - .word RCC_CRS_IRQHandler /* RCC and CRS */ - .word EXTI0_1_IRQHandler /* EXTI Line 0 and 1 */ - .word EXTI2_3_IRQHandler /* EXTI Line 2 and 3 */ - .word EXTI4_15_IRQHandler /* EXTI Line 4 to 15 */ - .word TSC_IRQHandler /* TSC */ - .word DMA1_Channel1_IRQHandler /* DMA1 Channel 1 */ - .word DMA1_Channel2_3_IRQHandler /* DMA1 Channel 2 and Channel 3 */ - .word DMA1_Channel4_5_IRQHandler /* DMA1 Channel 4 and Channel 5 */ - .word ADC1_IRQHandler /* ADC1 */ - .word TIM1_BRK_UP_TRG_COM_IRQHandler /* TIM1 Break, Update, Trigger and Commutation */ - .word TIM1_CC_IRQHandler /* TIM1 Capture Compare */ - .word TIM2_IRQHandler /* TIM2 */ - .word TIM3_IRQHandler /* TIM3 */ - .word 0 /* Reserved */ - .word 0 /* Reserved */ - .word TIM14_IRQHandler /* TIM14 */ - .word 0 /* Reserved */ - .word TIM16_IRQHandler /* TIM16 */ - .word TIM17_IRQHandler /* TIM17 */ - .word I2C1_IRQHandler /* I2C1 */ - .word 0 /* Reserved */ - .word SPI1_IRQHandler /* SPI1 */ - .word SPI2_IRQHandler /* SPI2 */ - .word USART1_IRQHandler /* USART1 */ - .word USART2_IRQHandler /* USART2 */ - .word 0 /* Reserved */ - .word CEC_CAN_IRQHandler /* CEC and CAN */ - .word USB_IRQHandler /* USB */ - -/******************************************************************************* -* -* Provide weak aliases for each Exception handler to the Default_Handler. -* As they are weak aliases, any function with the same name will override -* this definition. -* -*******************************************************************************/ - - .weak NMI_Handler - .thumb_set NMI_Handler,Default_Handler - - .weak HardFault_Handler - .thumb_set HardFault_Handler,Default_Handler - - .weak SVC_Handler - .thumb_set SVC_Handler,Default_Handler - - .weak PendSV_Handler - .thumb_set PendSV_Handler,Default_Handler - - .weak SysTick_Handler - .thumb_set SysTick_Handler,Default_Handler - - .weak WWDG_IRQHandler - .thumb_set WWDG_IRQHandler,Default_Handler - - .weak PVD_VDDIO2_IRQHandler - .thumb_set PVD_VDDIO2_IRQHandler,Default_Handler - - .weak RTC_IRQHandler - .thumb_set RTC_IRQHandler,Default_Handler - - .weak FLASH_IRQHandler - .thumb_set FLASH_IRQHandler,Default_Handler - - .weak RCC_CRS_IRQHandler - .thumb_set RCC_CRS_IRQHandler,Default_Handler - - .weak EXTI0_1_IRQHandler - .thumb_set EXTI0_1_IRQHandler,Default_Handler - - .weak EXTI2_3_IRQHandler - .thumb_set EXTI2_3_IRQHandler,Default_Handler - - .weak EXTI4_15_IRQHandler - .thumb_set EXTI4_15_IRQHandler,Default_Handler - - .weak TSC_IRQHandler - .thumb_set TSC_IRQHandler,Default_Handler - - .weak DMA1_Channel1_IRQHandler - .thumb_set DMA1_Channel1_IRQHandler,Default_Handler - - .weak DMA1_Channel2_3_IRQHandler - .thumb_set DMA1_Channel2_3_IRQHandler,Default_Handler - - .weak DMA1_Channel4_5_IRQHandler - .thumb_set DMA1_Channel4_5_IRQHandler,Default_Handler - - .weak ADC1_IRQHandler - .thumb_set ADC1_IRQHandler,Default_Handler - - .weak TIM1_BRK_UP_TRG_COM_IRQHandler - .thumb_set TIM1_BRK_UP_TRG_COM_IRQHandler,Default_Handler - - .weak TIM1_CC_IRQHandler - .thumb_set TIM1_CC_IRQHandler,Default_Handler - - .weak TIM2_IRQHandler - .thumb_set TIM2_IRQHandler,Default_Handler - - .weak TIM3_IRQHandler - .thumb_set TIM3_IRQHandler,Default_Handler - - .weak TIM14_IRQHandler - .thumb_set TIM14_IRQHandler,Default_Handler - - .weak TIM16_IRQHandler - .thumb_set TIM16_IRQHandler,Default_Handler - - .weak TIM17_IRQHandler - .thumb_set TIM17_IRQHandler,Default_Handler - - .weak I2C1_IRQHandler - .thumb_set I2C1_IRQHandler,Default_Handler - - .weak SPI1_IRQHandler - .thumb_set SPI1_IRQHandler,Default_Handler - - .weak SPI2_IRQHandler - .thumb_set SPI2_IRQHandler,Default_Handler - - .weak USART1_IRQHandler - .thumb_set USART1_IRQHandler,Default_Handler - - .weak USART2_IRQHandler - .thumb_set USART2_IRQHandler,Default_Handler - - .weak CEC_CAN_IRQHandler - .thumb_set CEC_CAN_IRQHandler,Default_Handler - - .weak USB_IRQHandler - .thumb_set USB_IRQHandler,Default_Handler - -/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ - diff --git a/bsl/csl/stm32f042/cppSrc/transfer.cpp b/bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp similarity index 74% rename from bsl/csl/stm32f042/cppSrc/transfer.cpp rename to bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp index 1578ed8..5d26966 100644 --- a/bsl/csl/stm32f042/cppSrc/transfer.cpp +++ b/bsl/nucleo_f042k6/bls_nucleo_f042k6.cpp @@ -1,8 +1,10 @@ -#include "transfer.h" +#include "bls_nucleo_f042k6.h" + int main(void) { stmStart(); + cppHook(); } int cppHook() @@ -11,7 +13,7 @@ int cppHook() { /* USER CODE END WHILE */ LL_GPIO_TogglePin(LED_G_GPIO_Port,LED_G_Pin); - LL_mDelay(500); + LL_mDelay(50); /* USER CODE BEGIN 3 */ } return 1; diff --git a/bsl/csl/stm32f042/cppSrc/transfer.h b/bsl/nucleo_f042k6/bls_nucleo_f042k6.h similarity index 62% rename from bsl/csl/stm32f042/cppSrc/transfer.h rename to bsl/nucleo_f042k6/bls_nucleo_f042k6.h index 0b57e23..65eed1f 100644 --- a/bsl/csl/stm32f042/cppSrc/transfer.h +++ b/bsl/nucleo_f042k6/bls_nucleo_f042k6.h @@ -1,16 +1,15 @@ -#ifndef TRANSFER_H -#define TRANSFER_H +#ifndef BSL_NUCLEO_F042K6_H +#define BSL_NUCLEO_F042K6_H #ifdef __cplusplus extern "C" { #endif -#include "stm32f0xx_csl.h" +#include "stm32f0xx_csl.h" int cppHook(); #ifdef __cplusplus } // closing brace for extern "C" #endif -#endif /* TRASNFER_H */ - +#endif /* BSL_NUCLEO_F042K6_H */ diff --git a/bsl/nucleo_g474/bsl_nucleo_g474.hpp b/bsl/nucleo_g474/bsl_nucleo_g474.hpp deleted file mode 100644 index a49865e..0000000 --- a/bsl/nucleo_g474/bsl_nucleo_g474.hpp +++ /dev/null @@ -1,8 +0,0 @@ -#include "../../cls/stm32G474fxx/implementation/i2c.hpp" - - -struct nucleo_bsl_g474 -{ - i2c i2c; - i2c i2c_ch1; -} diff --git a/bsl/cmakeTestNoMain/.mxproject b/bsl/oldStmFile/cmakeTestNoMain/.mxproject similarity index 100% rename from bsl/cmakeTestNoMain/.mxproject rename to bsl/oldStmFile/cmakeTestNoMain/.mxproject diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_armcc.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_armcc.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_armcc.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_armcc.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_armclang.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_armclang.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_armclang.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_armclang.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_compiler.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_compiler.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_compiler.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_compiler.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_gcc.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_gcc.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_gcc.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_gcc.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_iccarm.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_iccarm.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_iccarm.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_iccarm.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_version.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_version.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_version.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/cmsis_version.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_armv8mbl.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_armv8mbl.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_armv8mbl.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_armv8mbl.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_armv8mml.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_armv8mml.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_armv8mml.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_armv8mml.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm0.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm0.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm0.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm0.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm0plus.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm0plus.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm0plus.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm0plus.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm1.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm1.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm1.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm1.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm23.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm23.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm23.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm23.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm3.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm3.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm3.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm3.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm33.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm33.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm33.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm33.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm4.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm4.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm4.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm4.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm7.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm7.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm7.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_cm7.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_sc000.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_sc000.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_sc000.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_sc000.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_sc300.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_sc300.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/core_sc300.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/core_sc300.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/mpu_armv7.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/mpu_armv7.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/mpu_armv7.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/mpu_armv7.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/mpu_armv8.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/mpu_armv8.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/mpu_armv8.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/mpu_armv8.h diff --git a/bsl/cmakeTestNoMain/Drivers/CMSIS/Include/tz_context.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/tz_context.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/CMSIS/Include/tz_context.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/CMSIS/Include/tz_context.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c diff --git a/bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c b/bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c similarity index 100% rename from bsl/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c rename to bsl/oldStmFile/cmakeTestNoMain/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c diff --git a/bsl/cmakeTestNoMain/Inc/main.h b/bsl/oldStmFile/cmakeTestNoMain/Inc/main.h similarity index 100% rename from bsl/cmakeTestNoMain/Inc/main.h rename to bsl/oldStmFile/cmakeTestNoMain/Inc/main.h diff --git a/bsl/cmakeTestNoMain/Inc/stm32_assert.h b/bsl/oldStmFile/cmakeTestNoMain/Inc/stm32_assert.h similarity index 100% rename from bsl/cmakeTestNoMain/Inc/stm32_assert.h rename to bsl/oldStmFile/cmakeTestNoMain/Inc/stm32_assert.h diff --git a/bsl/cmakeTestNoMain/Inc/stm32f0xx_it.h b/bsl/oldStmFile/cmakeTestNoMain/Inc/stm32f0xx_it.h similarity index 100% rename from bsl/cmakeTestNoMain/Inc/stm32f0xx_it.h rename to bsl/oldStmFile/cmakeTestNoMain/Inc/stm32f0xx_it.h diff --git a/bsl/cmakeTestNoMain/Makefile b/bsl/oldStmFile/cmakeTestNoMain/Makefile similarity index 100% rename from bsl/cmakeTestNoMain/Makefile rename to bsl/oldStmFile/cmakeTestNoMain/Makefile diff --git a/bsl/cmakeTestNoMain/STM32F042K6Tx_FLASH.ld b/bsl/oldStmFile/cmakeTestNoMain/STM32F042K6Tx_FLASH.ld similarity index 100% rename from bsl/cmakeTestNoMain/STM32F042K6Tx_FLASH.ld rename to bsl/oldStmFile/cmakeTestNoMain/STM32F042K6Tx_FLASH.ld diff --git a/bsl/cmakeTestNoMain/Src/main.c b/bsl/oldStmFile/cmakeTestNoMain/Src/main.c similarity index 100% rename from bsl/cmakeTestNoMain/Src/main.c rename to bsl/oldStmFile/cmakeTestNoMain/Src/main.c diff --git a/bsl/cmakeTestNoMain/Src/stm32f0xx_it.c b/bsl/oldStmFile/cmakeTestNoMain/Src/stm32f0xx_it.c similarity index 100% rename from bsl/cmakeTestNoMain/Src/stm32f0xx_it.c rename to bsl/oldStmFile/cmakeTestNoMain/Src/stm32f0xx_it.c diff --git a/bsl/cmakeTestNoMain/Src/system_stm32f0xx.c b/bsl/oldStmFile/cmakeTestNoMain/Src/system_stm32f0xx.c similarity index 100% rename from bsl/cmakeTestNoMain/Src/system_stm32f0xx.c rename to bsl/oldStmFile/cmakeTestNoMain/Src/system_stm32f0xx.c diff --git a/bsl/cmakeTestNoMain/cmakeTestNoMain.ioc b/bsl/oldStmFile/cmakeTestNoMain/cmakeTestNoMain.ioc similarity index 100% rename from bsl/cmakeTestNoMain/cmakeTestNoMain.ioc rename to bsl/oldStmFile/cmakeTestNoMain/cmakeTestNoMain.ioc diff --git a/bsl/cmakeTestNoMain/startup_stm32f042x6.s b/bsl/oldStmFile/cmakeTestNoMain/startup_stm32f042x6.s similarity index 100% rename from bsl/cmakeTestNoMain/startup_stm32f042x6.s rename to bsl/oldStmFile/cmakeTestNoMain/startup_stm32f042x6.s diff --git a/bsl/cmakeLowLayer/.mxproject b/bsl/oldStmFile/makeLowLayer/.mxproject similarity index 100% rename from bsl/cmakeLowLayer/.mxproject rename to bsl/oldStmFile/makeLowLayer/.mxproject diff --git a/bsl/makeLowLayer/CMakeLists.txt b/bsl/oldStmFile/makeLowLayer/CMakeLists.txt similarity index 100% rename from bsl/makeLowLayer/CMakeLists.txt rename to bsl/oldStmFile/makeLowLayer/CMakeLists.txt diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_armcc.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_armcc.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_armcc.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_armcc.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_armclang.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_armclang.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_armclang.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_armclang.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_compiler.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_compiler.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_compiler.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_compiler.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_gcc.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_gcc.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_gcc.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_gcc.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_iccarm.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_iccarm.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_iccarm.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_iccarm.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_version.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_version.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/cmsis_version.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/cmsis_version.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_armv8mbl.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_armv8mbl.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_armv8mbl.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_armv8mbl.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_armv8mml.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_armv8mml.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_armv8mml.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_armv8mml.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm0.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm0.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm0.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm0.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm0plus.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm0plus.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm0plus.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm0plus.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm1.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm1.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm1.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm1.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm23.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm23.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm23.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm23.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm3.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm3.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm3.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm3.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm33.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm33.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm33.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm33.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm4.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm4.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm4.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm4.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm7.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm7.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_cm7.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_cm7.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_sc000.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_sc000.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_sc000.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_sc000.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_sc300.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_sc300.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/core_sc300.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/core_sc300.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/mpu_armv7.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/mpu_armv7.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/mpu_armv7.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/mpu_armv7.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/mpu_armv8.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/mpu_armv8.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/mpu_armv8.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/mpu_armv8.h diff --git a/bsl/cmakeLowLayer/Drivers/CMSIS/Include/tz_context.h b/bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/tz_context.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/CMSIS/Include/tz_context.h rename to bsl/oldStmFile/makeLowLayer/Drivers/CMSIS/Include/tz_context.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_bus.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_cortex.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_crs.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_exti.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_gpio.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_pwr.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_rcc.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_system.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_utils.h diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_exti.c diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_gpio.c diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_pwr.c diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_rcc.c diff --git a/bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c b/bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c similarity index 100% rename from bsl/cmakeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c rename to bsl/oldStmFile/makeLowLayer/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_ll_utils.c diff --git a/bsl/makeLowLayer/Inc/main.h b/bsl/oldStmFile/makeLowLayer/Inc/main.h similarity index 100% rename from bsl/makeLowLayer/Inc/main.h rename to bsl/oldStmFile/makeLowLayer/Inc/main.h diff --git a/bsl/cmakeLowLayer/Inc/stm32_assert.h b/bsl/oldStmFile/makeLowLayer/Inc/stm32_assert.h similarity index 100% rename from bsl/cmakeLowLayer/Inc/stm32_assert.h rename to bsl/oldStmFile/makeLowLayer/Inc/stm32_assert.h diff --git a/bsl/cmakeLowLayer/Inc/stm32f0xx_it.h b/bsl/oldStmFile/makeLowLayer/Inc/stm32f0xx_it.h similarity index 100% rename from bsl/cmakeLowLayer/Inc/stm32f0xx_it.h rename to bsl/oldStmFile/makeLowLayer/Inc/stm32f0xx_it.h diff --git a/bsl/makeLowLayer/Makefile b/bsl/oldStmFile/makeLowLayer/Makefile similarity index 100% rename from bsl/makeLowLayer/Makefile rename to bsl/oldStmFile/makeLowLayer/Makefile diff --git a/bsl/cmakeLowLayer/startup/STM32F042K6Tx_FLASH.ld b/bsl/oldStmFile/makeLowLayer/STM32F042K6Tx_FLASH.ld similarity index 100% rename from bsl/cmakeLowLayer/startup/STM32F042K6Tx_FLASH.ld rename to bsl/oldStmFile/makeLowLayer/STM32F042K6Tx_FLASH.ld diff --git a/bsl/makeLowLayer/Src/main.c b/bsl/oldStmFile/makeLowLayer/Src/main.c similarity index 100% rename from bsl/makeLowLayer/Src/main.c rename to bsl/oldStmFile/makeLowLayer/Src/main.c diff --git a/bsl/cmakeLowLayer/Src/stm32f0xx_it.c b/bsl/oldStmFile/makeLowLayer/Src/stm32f0xx_it.c similarity index 100% rename from bsl/cmakeLowLayer/Src/stm32f0xx_it.c rename to bsl/oldStmFile/makeLowLayer/Src/stm32f0xx_it.c diff --git a/bsl/cmakeLowLayer/Src/system_stm32f0xx.c b/bsl/oldStmFile/makeLowLayer/Src/system_stm32f0xx.c similarity index 100% rename from bsl/cmakeLowLayer/Src/system_stm32f0xx.c rename to bsl/oldStmFile/makeLowLayer/Src/system_stm32f0xx.c diff --git a/bsl/makeLowLayer/build/cmakeLowLayer.bin b/bsl/oldStmFile/makeLowLayer/build/cmakeLowLayer.bin similarity index 100% rename from bsl/makeLowLayer/build/cmakeLowLayer.bin rename to bsl/oldStmFile/makeLowLayer/build/cmakeLowLayer.bin diff --git a/bsl/makeLowLayer/build/main.lst b/bsl/oldStmFile/makeLowLayer/build/main.lst similarity index 100% rename from bsl/makeLowLayer/build/main.lst rename to bsl/oldStmFile/makeLowLayer/build/main.lst diff --git a/bsl/makeLowLayer/build/stm32f0xx_it.lst b/bsl/oldStmFile/makeLowLayer/build/stm32f0xx_it.lst similarity index 100% rename from bsl/makeLowLayer/build/stm32f0xx_it.lst rename to bsl/oldStmFile/makeLowLayer/build/stm32f0xx_it.lst diff --git a/bsl/makeLowLayer/build/stm32f0xx_ll_exti.lst b/bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_exti.lst similarity index 100% rename from bsl/makeLowLayer/build/stm32f0xx_ll_exti.lst rename to bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_exti.lst diff --git a/bsl/makeLowLayer/build/stm32f0xx_ll_gpio.lst b/bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_gpio.lst similarity index 100% rename from bsl/makeLowLayer/build/stm32f0xx_ll_gpio.lst rename to bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_gpio.lst diff --git a/bsl/makeLowLayer/build/stm32f0xx_ll_pwr.lst b/bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_pwr.lst similarity index 100% rename from bsl/makeLowLayer/build/stm32f0xx_ll_pwr.lst rename to bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_pwr.lst diff --git a/bsl/makeLowLayer/build/stm32f0xx_ll_rcc.lst b/bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_rcc.lst similarity index 100% rename from bsl/makeLowLayer/build/stm32f0xx_ll_rcc.lst rename to bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_rcc.lst diff --git a/bsl/makeLowLayer/build/stm32f0xx_ll_utils.lst b/bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_utils.lst similarity index 100% rename from bsl/makeLowLayer/build/stm32f0xx_ll_utils.lst rename to bsl/oldStmFile/makeLowLayer/build/stm32f0xx_ll_utils.lst diff --git a/bsl/makeLowLayer/build/system_stm32f0xx.lst b/bsl/oldStmFile/makeLowLayer/build/system_stm32f0xx.lst similarity index 100% rename from bsl/makeLowLayer/build/system_stm32f0xx.lst rename to bsl/oldStmFile/makeLowLayer/build/system_stm32f0xx.lst diff --git a/bsl/makeLowLayer/cmakeLowLayer.ioc b/bsl/oldStmFile/makeLowLayer/cmakeLowLayer.ioc similarity index 100% rename from bsl/makeLowLayer/cmakeLowLayer.ioc rename to bsl/oldStmFile/makeLowLayer/cmakeLowLayer.ioc diff --git a/bsl/cmakeLowLayer/startup/startup_stm32f042x6.s b/bsl/oldStmFile/makeLowLayer/startup_stm32f042x6.s similarity index 100% rename from bsl/cmakeLowLayer/startup/startup_stm32f042x6.s rename to bsl/oldStmFile/makeLowLayer/startup_stm32f042x6.s diff --git a/bsl/cmakeLowLayer/run.sh b/bsl/run.sh similarity index 100% rename from bsl/cmakeLowLayer/run.sh rename to bsl/run.sh