|
|
|
@ -296,6 +296,39 @@ static const uint8_t i2cBus_Rst_bitPos[MAX_I2C_CHANNEL_COUNT] = {
|
|
|
|
|
RCC_APB1RSTR_I2C1RST_Pos
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
// Interrupts
|
|
|
|
|
|
|
|
|
|
/*! interrupt types. These act as indexes for the */
|
|
|
|
|
typedef enum {
|
|
|
|
|
TIM2_UPDATE,
|
|
|
|
|
TIM2_COUNTERCOMPARE_1,
|
|
|
|
|
TIM2_COUNTERCOMPARE_2,
|
|
|
|
|
TIM2_COUNTERCOMPARE_3,
|
|
|
|
|
TIM2_COUNTERCOMPARE_4,
|
|
|
|
|
TIM2_TRIGGER,
|
|
|
|
|
TIM2_CAPTURECOMPARE_1,
|
|
|
|
|
TIM2_CAPTURECOMPARE_2,
|
|
|
|
|
TIM2_CAPTURECOMPARE_3,
|
|
|
|
|
TIM2_CAPTURECOMAPRE_4,
|
|
|
|
|
intTypeEND
|
|
|
|
|
}intrType_t;
|
|
|
|
|
|
|
|
|
|
uint32_t intHandlerList[intTypeEND]={
|
|
|
|
|
0,0,0,0,0,0,0,0,0,0};
|
|
|
|
|
|
|
|
|
|
static const uint8_t interruptTypeIndexList[intTypeEND] =
|
|
|
|
|
{
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn,
|
|
|
|
|
TIM2_IRQn
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
}
|
|
|
|
|