|
|
|
@ -65,36 +65,43 @@ void TIM2_IRQHandler()
|
|
|
|
|
|
|
|
|
|
if(TIM2->SR & TIM_SR_CC3IF) {
|
|
|
|
|
TIM2-> SR &= ~TIM_SR_CC3IF;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
((intHandler_t)(intHandlerList[TIM2_CONTERCOMPARE_3]))();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if(TIM2->SR & TIM_SR_CC4IF) {
|
|
|
|
|
TIM2-> SR &= ~TIM_SR_CC4IF;
|
|
|
|
|
|
|
|
|
|
((intHandler_t)(intHandlerList[TIM2_CONTERCOMPARE_4]))();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if(TIM2->SR & TIM_SR_TIF) {
|
|
|
|
|
TIM2-> SR &= ~TIM_SR_TIF;
|
|
|
|
|
|
|
|
|
|
((intHandler_t)(intHandlerList[TIM2_TRIGGER]))();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if(TIM2->SR & TIM_SR_CC1OF) {
|
|
|
|
|
TIM2-> SR &= ~TIM_SR_CC1OF;
|
|
|
|
|
|
|
|
|
|
((intHandler_t)(intHandlerList[TIM2_CAPTURECOMPARE_1]))();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if(TIM2->SR & TIM_SR_CC2OF) {
|
|
|
|
|
TIM2-> SR &= ~TIM_SR_CC2OF;
|
|
|
|
|
|
|
|
|
|
((intHandler_t)(intHandlerList[TIM2_CAPTURECOMPARE_2]))();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if(TIM2->SR & TIM_SR_CC3OF) {
|
|
|
|
|
TIM2-> SR &= ~TIM_SR_CC3OF;
|
|
|
|
|
|
|
|
|
|
((intHandler_t)(intHandlerList[TIM2_CAPTURECOMPARE_3]))();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if(TIM2->SR & TIM_SR_CC4OF) {
|
|
|
|
|
TIM2-> SR &= ~TIM_SR_CC4OF;
|
|
|
|
|
|
|
|
|
|
((intHandler_t)(intHandlerList[TIM2_CAPTURECOMAPRE_4]))();
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|